CMOS LSI



### **Overview**

The LC89583 is a real-time CD data encoder IC designed for use with write-once and magneto-optical disks that comply with the Orange Book specifications.

The LC89583 adds subcode data to the digital audio signals from an external A/D converter, a digital audio interface receiver or a CD-ROM encoder. The resulting data is converted to Cross Interleaved Reed-Solomon Code (CIRC) and encoded using eight-to-fourteen modulation (EFM).

The LC89583 operates from a 5 V supply and is available in 100-pin QIPs.

#### Features

- Two 16-bit serial data inputs
- One 16-bit parallel data input
- Clock signal generator for external A/D converters
- Data monitor circuit
- Mute circuit
- ATIP synchronization circuit
- Automatic ATIP data inserter
- Automatic power calibration area data generator
- CPU interface
- Single 5 V supply
- 100-pin QIP

#### Pin Assignment



## Package Dimensions

unit: mm

#### 3151-QIP100E



## **Block Diagram**



## Pin Functions

Number	Name	Function
1	DATAST	S0 clock output for the LC89581
2	SUBSYNC	Subcode synchronization signal output
3	FRCK	7.35 kHz EFM frame clock output
4 to 15 and 18 to 21	DATA15 to DATA0	CD-ROM encoder data inputs
16, 40, 64, 90 and 97	VSS	Ground
17, 41, 63 and 89	VDD	Supply voltage
22	LINKPOS	Link position output
23	EFM	EFM non-return-to-zero-inverted (NRZI) CD-format serial output
24	Π	Minimum-width signal detect output
25 to 27	TP5 to TP3	Test outputs
28, 77 and 78	TP2 to TP0	Test inputs. Tie LOW for normal operation.
29	DIRIN	Digital audio interface receiver data input
30	DIRLRCI	Digital audio interface receiver LR clock input
31	DIRBCI	Digital audio interface receiver 32ts or 64ts bit clock input
32	DIRCK	Digital audio interlace receiver 384fs system clock input
33	ADCIN	External A/D converter serial data input
34	ADCLRCO	External A/D converter left/right clock output
35	ADCWDCO	External A/D converter 2fs word clock output
36	ADCBCO	External A/D converter 32fs or 64fs bit clock output
37	ADCCKO	External A/D converter 126fs system clock output
38	RESET	System reset input
39	MONOUT	ADCIN or DIRIN data monitor output
42	MONBCO	Data monitor 32fs or 64fs bit clock output
43	MONLRCO	Data monitor left/right clock output
44	MONWDCO	Data monitor 2fs word clock output
45	ATIPCLK	ATIP data transfer clock input
46	ATIPDATA	ATIP data input
47	ATIPSYNC	ATIP synchronization signal input
48	EXTACK	SUBSYNC synchronized output
49	EXTSYNC	ATIPSYNC valid output
50	SUBP	P subcode input
51	SUBQ	Q subcode input
52	SUBR	R subcode input
53	SUBS	S subcode input
54	SUBT	T subcode input
55	SUBU	U subcode input
56	SUBV	V subcode input
67	SUBW	W subcode input

Number	Name	Function
58	ССВ	CPU interface select input
59	CE	CPU interface chip enable input
60	CL	CPU interface clock input
61	DI	CPU interface data input
62	DO	CPU interface data output. Open-drain output
65 to 76	MADO to MAD11	External buffer memory address bus outputs
79	MRD	External memory read output
80	MWR	External memory write output
81 to 88	MD0 to MD7	External buffer memory bidirectional data bus
91	XTIN	16.9344 MHz, 384fs crystal oscillator amplifier input
92	XTOUT	16.9344 MHz, 3841s crystal oscillator amplifier output
93	СКОЛТ	System clock output
94	CKSW	System clock select input
95	PC1	44.1 kHz phase comparator clock output
96	VCOIN	8.6436 MHz, 196fs VCO clock input
98	DATACKO	CD-ROM encoder data clock output
99	DATAWDCO	CD-ROM encoder word clock output
100	DATALRCO	CD-ROM left/right parallel data clock output

# Specifications

# Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit	
Supply voltage range	V <sub>DD</sub>	-0.3 to 7.0		
Input voltage range	Vi	-0.3 to V <sub>DD</sub> + 0.3	v	
Output voltage range	Vo	-0.3 to V <sub>DD</sub> + 0.3	v	
Operating temperature range	Topr	30 to 70		
Storage temperature range	T <sub>stg</sub>	-55 to 125		
Solder temperature	Tsid	260		
Soldering duration	tsid	10		

# **Recommended Operating Conditions**

 $T_{a} = 25 \ ^{\circ}C$ 

Parameter	Symbol	Ratings	Unit
Supply voltage	V <sub>DD</sub>	5	v
Supply voltage range	V <sub>DO</sub>	4.5 to 5.5	v

## **Electrical Characteristics**

$V_{DD} = 4.5$ to	5.5 V,	$V_{ss} = 0$	$V, T_a = -$	-30 to 70 °C
-------------------	--------	--------------	--------------	--------------

Parameter	Symbol	Conditions		Ratings					
r dialikiti	Symbol	Conditions	min	typ	max	Unit			
LOW-level input voltage for all inputs other than XTIN	VIL1		-	_	0.8	· V			
HIGH-level input voltage for all inputs other than XTIN	ViH1		2.2	-	-	v			
XTIN LOW-level input voltage	V <sub>IL2</sub>		-	-	0.3V <sub>DD</sub>	٧			
XTIN HIGH-level input voltage	V <sub>IH2</sub>		0.7V <sub>DD</sub>	-	-	v			
LOW-level output voltage for all outputs other than XTOUT	VoL	lol = 3 mA	-	-	0.4	v			
HIGH-level output voltage for all outputs other than XTOUT and DO	Voh	l <sub>oH</sub> = 3 mA	2.4	_	-	V			

## **Functional Description**

### **CPU** Interface

**Command registers** 

The CPU interface uses the Sanyo  $C^2B$  serial bus format.

When CCB is HIGH, command input and data output are selected by the eight chip address bits—B0 to B3 and A0 to A3. When the chip address is 78H, the command input mode is selected. When the chip address is 79H, the data output mode is selected.

When CCB is LOW, no chip address is required.

Commands comprise four address bits and four data bits which are written to the selected command registers.

	Command	d address			Command register								
D7	D6 D5 D4		D3	D2	D1	D0							
0	0	0	0	RESET	LPSW	LPSW -1T	+N						
0	0	0	1	DIRISW2	ADCISW	DIRISW	MONISW						
0	0	1	0	0	0	0	MON1						
0	0	1	1	0	0	IN2	INT						
0	1	0	0	MUTE4	MUTES	MUTE2	MUTE1						
0	1	0	1	EFM-ENABLE	0	PCA/EFM	3T/11T						
0	1	1	0	Q	Q P		LDIN/PROG						
0	1	1	1	0	0	SUBP	80SUBQ						
1	0	0	0	МАЗ	MA2	MA1	MAO						
	All other of	ombinations		·····	Reserved for	test purposes							

#### RESET

When RESET is set, all circuitry is initialized with the exception of the command registers. The default state is cleared.

#### LPSW

The delay between SUBSYNC and LINKPOS is determined by the state of LPSW. When LPSW is set, the delay is 25 EFM frames. When LPSW is cleared, the delay is 24 EFM frames. The default state is cleared.

## -1T

When -1T is set, the width of the EFM signal pulses is reduced by 1T. The default state is cleared.

#### +N

When +N is set, the width of the minimum-width EFM signal pulses is increased by 60 ns. The default state is cleared.

#### **DIRISW and DIRISW2**

DIRISW and DIRISW2 specify the digital interface receiver mode. If DIRISW2 is set, DIRISW must be cleared. The default state for both registers is cleared.

#### ADCISW

ADCISW specifies the A/D converter interface mode. The default state is cleared.

#### MONISW

MONISW specifies the monitor interface mode. The default state is cleared.

### MON1

MON1 specifies the monitor output source. When MON1 is set, the digital interface receiver signal becomes the source. When MON1 is cleared, the external A/D converter becomes the source. The default state is cleared.

#### IN1 and IN2

IN1 and IN2 specify the encoded signal source as shown in table 1. The default state for both registers is cleared.

Table 1. IN1 and IN2 select

IN1	IN2	Signal source
LOW	LOW	External A/D converter
x	HIGH	CD-ROM encoder
HIGH	LOW	Digital interface receiver

Note

x = don't care

#### MUTE1

When  $\overline{MUTE1}$  is set, the fade mute function is disabled. The default state is set.

#### MUTE2

When  $\overline{\text{MUTE2}}$  is set, the zero-cross mute function is disabled. The default state is set.

#### **MUTE3**

When  $\overline{MUTE3}$  is cleared, data 42 dB below the maximum level is muted. The default state is set.

#### MUTE4

When  $\overline{MUTE4}$  is set, the unconditional mute is disabled. The default state is cleared.

#### EFM-ENABLE

When EFM-ENABLE is set, the EFM signal appears on EFM. When EFM-ENABLE is cleared, EFM outputs a continuous LOW-level signal. The default state is cleared.

#### PCA/EFM

When PCA/EFM is cleared, the EFM signal appears on EFM. When PCA/EFM is set, the power calibration signal appears on EFM. The default state is cleared.

#### 3T/11T

When  $3T/\overline{11T}$  is set, the power calibration period is 3T. When  $3T/\overline{11T}$  is cleared, the power calibration period is 11T. The default state is cleared.

#### Q

When Q is set, the Q subcodes are input on DI in 80-bit blocks for each subcode frame. When Q is cleared, the Q subcodes are entered on SUBQ as single bits for each EFM frame. The default state is cleared.

#### Ρ

When P is set, the P subcodes are input on DI in 80-bit blocks for each subcode frame. When P is cleared, the P subcodes are entered on SUBP as single bits for each EFM frame. The default state is cleared.

#### ATIP

When ATIP is set, the ATIP data is automatically inserted into the subcode data. The default state is cleared.

#### LDIN/PROG

When LDIN/PROG is cleared, the ATIP data is inserted into the AMIN, ASEC and AFRAME subcode positions. When LDIN/PROG is set, the ATIP data is inserted into the MIN, SEC and FRAME positions. The default state is cleared.

#### SUBP

When P is set, SUBP specifies the P subcode value. The default state is cleared.

#### 80SUBQ

When 80SUBQ is set, the next 80 bits of data on DI are treated as the Q subcode data for the whole subcode frame. The Q subcode data length is 56 bits if ATIP data is being inserted. The data is input least-significant bit first.

#### MA0 to MA3

MA0 to MA3 specify the monitor address. The default value is 0000.

The monitor address allows access to the data shown in table 2.

Table 2. Monitor data

Monitor address		Monitor data											
	DO0	D01	DO2	DO3	D04	DO5	DO6	D07					
0000	0	0	LM11	LM8	0	0	1	RSTSYS					
RSTSYS			LN	/11									

#### RSTSYS

RSTSYS holds the contents of the RESET register.

#### LM8

r

LM8 indicates whether the upper 8 bits of the selected source data have been all LOW or HIGH since the last monitor readout.

## CPU interface waveforms

#### **Command Input waveforms**

CCB = HIGH

LM11 indicates whether the upper 11 bits of the selected source data have been all LOW or HIGH since the last monitor readout.



No. 3983-7/15

### LC89583



#### Q subcode data input waveforms







ATIP = HIGH, LDIN/PROG = LOW





ADCISW	=	HIGH

ADCCKO (128fs)	
ADCBCO (32fe)	
ADCWDCO (278)	[]
ADCLRCO (fs)	
ADCIN	Left channel msb 15 14 13 12 11 10 9 8 7 6 5 4 3 2 leb
ADCCKO (128fs)	
ADCECO (321s)	
ADCWDCO (27s)	· · · · · · · · · · · · · · · · · · ·
ADCLRCO (fs)	L
ADCIN	Alght channel meb 15 14 13 12 11 10 9 8 7 6 5 4 3 2 isb

#### **Digital Interface Receiver (DIR)**

Three DIR modes are supported. The mode is selected by the state of DIRISW and DIRISW2. When DIRISW and DIRISW2 are cleared, the LC89583 can be con-

#### **DIR interface waveforms**

nected directly to the LC8900K digital interface receiver.

# DIRISW = DIRISW2 = LOW DIRLRCO (fs) msb leh Left channel 16 15 14 13 12 11 10 8 8 7 6 5 4 3 2 1 DIRIN DIRLACO (fs) msb **ls**b Right channel 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 DIRIN DIRISW = HIGH, DIRISW2 = LOW DIRLACO (fs) lab msb Left channel 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 DIRIN DIRLRCO (fs) \_\_\_\_\_ ls b məb Right channel 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 DIRIN

DIRISW = LOW,		W2 =	= HIG	H													
DI <u>RBÇ</u> I (32İs)	Ĺ			L[					U						<u> </u>		-
DIRLRCO (fs)	<b></b>				<u> </u>				<u>.                                 </u>	<u></u>							1
	Left char	nel															
DIRIN	msb	15	14	13	12	11	10	8	в	7	6	5	4	3	2	lab	1
														-			-
DI <u>RBC</u> i (32fs)									l			L		Lſ	ப		-
DIRLRCO (fs)	<u> </u>					<del>:</del> .											J
	Right cha	Innel															
DIRIN	msb	15	14	13	12	11	10	9	8	7	6	5	4	3	2	lsb	]

## **Monitor Interface**

Two monitor interface modes are supported. The mode is selected by the state of MONISW. When MONISW is

cleared, the LC89583 can be connected directly to the LC7881 D/A converter.

## Monitor interface waveforms

## MONISW = LOW

MON <u>BCO</u> (64fs)	
MONWDCO (2fs)	
MONLRCO (fs)	
MONOUT	meb    lab      Left channel    18    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1
MON <u>BCO</u> (641s)	
MONWD <u>CO</u> (21s)	
MONLRCO (fs)	
MONOUT	meb bb Fight channel 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

MONISW	= HIGH
--------	--------

MON <u>BC</u> O (3218)	L	lſ				<u> </u>	Ŀ		<b></b> -	บา	1	Ľ	IJ			Ĵ
MONWDCO (21s)	L		<u>.</u>					<u> </u>	<u> </u>	<u> </u>						]
MONLECO (fs)	[	·						<u> </u>								]
MONOUT	Left ch. msb	annel 15	14	13	12	11	10	9	8	7	6	5	4	3	2	lsb
MON <u>BC</u> O (32fs)	Ľ	IJ			L	IJ		U <sup></sup>			U-		<u> </u>	lſ	Ľ	<u> </u>
MONWDCO (2fs)	<b>.</b>		<u>_</u>		<u>.</u>				<b></b>							
MONLRCO (fs)	L								<u>.</u>							
MONOUT	Right of msb	annei 15	14	13	12	11	10	9	8	7	6	5	4	3	2	lsb

# Synchronizing SUBSYNC with ATIPSYNC

When EXTSYNC is LOW, the LC89583 synchronizes the SUBSYNC output signal with the signal on ATIPSYNC. When ATIPSYNC and EXTSYNC are

synchronized, EXTACK goes LOW as shown in the following figure. When EXTSYNC is HIGH, EXTACK remains HIGH.



### **DESIGN NOTES**

- The S0 clock signal from DATAST is output three EFM frames ahead of the signal from SUBSYNC.
- SUBSYNC provides the subframe synchronization signal during each EFM frame.
- When a minimum-width EFM signal (2 or  $3T \pm 1T$ ) is detected, TTT goes HIGH, allowing external hardware to increase the write energy by 10%.
- EXTACK goes LOW when SUBSYNC is synchronized with ATIPSYNC.
- CKSW selects the source of the clock signal output on CKOUT. When CKSW is LOW, XTIN is output on CKOUT. When CKSW is HIGH, DIRCK is output on CKOUT.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.