Ordering number : EN※5391

NMOS + CCD



Preliminary

Overview

The LC89975M is a lower-cost PAL-Format CCD delay line based on the LC89970M, with the sizes of chip and package miniaturized and the external parts count reduced.

Features

- 5 V single-voltage power supply
- On-chip 3× PLL circuit for 3-fsc operation from an fsc (4.43 MHz) input
- Supports PAL/GBI and 4.43 NTSC systems, selected by a control pin input
- Includes an on-chip comb filter for chrominance signal crosstalk exclusion. This adjustment-free circuit provides high-precision comb characteristics.
- Peripheral circuits included on chip to allow operation with minimal external circuits.
- Positive-phase signal input, positive phase signal output (luminance signal)

Functions

- CCD shift register (for chrominance and luminance signals)
- CCD drive circuit
- Circuit for switching the number of CCD stages
- · CCD signal addition circuit

- Auto-bias circuit
- Sync tip clamping circuit (luminance signal)
- Center bias circuit (chrominance signal)
- Sample-and-hold circuit
- PLL 3× circuit
 - 3-fsc clock output circuit
 - RD voltage generation step-up circuit

Package Dimensions

unit: mm

3111-MFP14S



Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Ųnit
Supply voltage	V _{DD}		-0.3 to +6.0	v
Allowable power dissipation	Pdmax		250	mW
Operating temperature	Topr		-10 to +60	°C
Storage temperature	Tstg		-55 to +150	<u>°C</u>

Recommended Conditions at Ta = 25°C

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		4.75	5.00	5.25	V
Clock input amplitude	VCLK		300	500	1000	mVp-p
Clock frequency	FCLK	Sine wave		4.43361875	_	MHz
Chrominance signal input amplitude	VIN-C			350	500	mVp-p
Luminance signal input amplitude	V _{IN-Y}		_	400	572	m∨p-p

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

41596HA (OT) No. 5391-1/7



Block Dlagram



No. 5391-2/7

LC89975M

Control Pin

CONT	Mode (typical example)	Chrominance signal delay (number of CCD stages)	Luminance signal delay (number of CCD stages)
Low	PAL/GBI	2H (1705) + 0H (2.5)	1H (849)
High	4.43 NTSC	1H (847) + 0H (2.5)	1H (843)

Switching levels

Low/High	Symbol	min	typ	тах	Unit
Low	VL	-0.3	0.0	+0.5	V
High	VH	2.0	5.0	6.0	v

Note: Since a pull-down resistor of about 70 k Ω is built in the control pin circuit, it will remain fixed at the low level if left open.

3fsc Pin

This pin outputs the 3 fsc clock signal generated by the PLL 3× circuit.



Electrical Characteristics at V_{DD} = 5.0 V, Ta = 25°C, F_{CLK} = 4.43361875 MHz, V_{CLK} = 500 mVp-p

Parameter	Dumbal	Test conditions		Switch states		min	b	max	Unit
	Symbol Test condition	Test conunions	SW1	SW2	SW3	min	typ		Unit
Power-supply current	I _{DD-1}		а	а	b	27	32	37	mA
	DD-2		b	а	b	- 21	32	31	mA

No. 5391-3/7

LC89975M

Switch states Test conditions Parameter Symbol min typ max Unit SW1 SW2 SW3 VINC-1 a þ а Pin voltage (input) 2.2 2.7 3.2 ۷ ь Þ VINC-2 a 2 V_{OUTC-1} b а а Pin voltage (output) 1.5 2.0 2.5 ۷ VOUTC-2 ь a b а ь G_{VC-1} a Voltage gain 3 0 2 4 dB b b G_{VC-2} a C_{D-1} а а b Comb depth 4 _ -40 -35 dB C_{D-2} Þ b а L_{NC-1} а а þ 5 -0.3 0.0 Linearity +0.3 dB b L_{NC-2} а b а а b LCK3C-1 Clock leakage (3-fsc) _ 10 50 mVrms þ а þ LCK3C-2 6 а a b LCK1C-1_ Clock leakage fsc) ----0.5 1.5 mVrms b b а LCK1C-2 а þ a N_{C-1} 7 _ 0.5 Noise 2.0 m∨rms N_{C-2} b a b а Z_{OC-1} а a, b Output impedance 8 350 Ω 200 **500** Z_{OC-2} b а a, b а a b T_{DC-1} 0H delay time 9 _ 245 _ ns þ T_{DC-2} а b

Chrominance System Characteristics (with no signal applied to the Y-IN pin)

Luminance System Characteristics (with no signals applied to the C-IN1 and C-IN2 pins)

Baramatar		Teet englishes		Switch states					Unit
Parameter	Symbol	Test conditions	SW1	SW2	SW3	min	typ	max	Onic
Pin voltage (input)	V _{INY-1}		а	а	b	1.7	2.2	2.7	v
	V _{INY-2}	10	b	а	b				
Pin voltage (output)	VOUTY-1	10	a	а	þ	0.8	1.3	1.8	v
	VOUTY-2		b	a	b	0.0	1.3	1.0	ľ.
Voltage gain	G _{VY-1}	11	а	а	ď	0	2	4	dB
	G _{VY-2}		b	a	b	L			
Frequency response	G _{FY-1}	12	·a	b	b	-2	0	2	dB
	G _{FY-2}		b	b	b	-2	Ŭ		
Differential gain	D _{GY-1}	13	a	â	b	0	5	7	%
Differential gain	D _{GY-2}		Q	а	b				
Differential phase	D _{PY-1}		а	a	b	o	5	7	deg
	D _{PY-2}		Ъ	а	b				log
Linearity	L _{SY-1}	14	а	а	b	37	40	43	%
	Lsy-2		b	a	b				
Clock leakage (3 fsc)	LCK3Y-1		a	а	b		10	50	m∨rms
	LСКЗҮ-2	15	b	a	b				
Clock leakage (fsc)	LCK1Y-1	15	a	а	b	[0.5	1.5	mVrms
Clock leakage (ISC)	LCK1Y-2		b	a	b	1 -			
Noise	N _{Y-1}	16	а	а	b		0.5	2.0	mVrms
	N _{Y-2}	10	b	а	b	-	0.5	2.0	Invins
Output impedance	Z _{OY-1}	17	a	a	с, b	050	400	550	
Output impedance	Z _{OY-2}	17	b	а	Ċ, b	250	400	550	Ω
Deleusiere	T _{DY-1}	10	а	а	b	_	63.88	_	
Delay time	T _{DY-2}	18	b	а	ъ	_	63.43	_	μs

No. 5391-4/7

LC89975M

Test Conditions

- 1. Power-supply current with no input signal applied
- 2. Pin output voltage with no input signal applied (center bias voltage)
- 3. Measure the C-OUT output when 350-mVp-p sine wave signals are input to C-IN1 and C-IN2.

$$G_{VC} = 20 \log \frac{C-OUT \text{ output } [mVp-p]}{350 \ [mVp-p]} \ [dB]$$

Measured frequencies

G _{VC-1}	4.429662 MHz	(PAL/GBI)
G _{VC-2}	4.425694 MHz	(4.43 NTSC)

4. Measure the comb depth from the C-OUT output when 350-mVp-p sine wave signals of frequency fa are input to C-IN1 and C-IN2 and when signals of frequency fb are input.

$C_{D} = 20 \log \frac{\text{The C-OUT output for an fb input [mVp-p]}}{\text{The C-OUT output for an fa input [mVp-p]}} \text{ [dB]}$							
Measured frequencies	fa	fb					
C _{D-1}	4.429662 MHz	4.425756 MHz	(PAL/GBI)				
C _{D-2}	4.425694 MHz	4.417819 MHz	(4.43 NTSC)				



5. Measure the C-OUT output when 200-mVp-p sine wave signals are input to C-IN1 and C-IN2 and when 500-mVp-p sine wave signals are input and calculate the gain difference.

$$\begin{split} L_{\text{NC}} &= 20 \log \left(\frac{\text{Output for a 500-mVp-p input [mVp-p]}}{500 \ [\text{mVp-p]}} \right) \frac{\text{Output for a 200-mVp-p input [mVp-p]}}{200 \ [\text{mVp-p]}} \right) \text{[dB]} \\ \end{split}$$
Measured frequencies $L_{\text{NC-1}}$ 4.429662 MHz
(PAL/GBI) $L_{\text{NC-2}}$ 4.425694 MHz
(4.43 NTSC)

- 6. Measure the 3-fsc (13.3 MHz) and fsc (4.43 MHz) components in the C-OUT output with no input signal applied.
- Measure the noise in the C-OUT output with no input signal applied. Set up the noise meter with a 200-kHz high-pass filter and a 5-MHz low-pass filter.
- 8. Let V1 be the C-OUT output when 350-mVp-p sine wave signals are input to C-IN1 and C-IN2 with SW3 in the a position, and V2 be the C-OUT output with SW3 in the b position.

$$Z_{OC} = \frac{V2 [mVp-p] - V1 [mVp-p]}{V1 [mVp-p]} \times 500 [\Omega]$$

Measured frequencies

Z _{OC-1}	4.429662 MHz	(PAL/GBI)
Zoc.2	4.425694 MHz	(4.43 NTSC)

• .

No. 5391-5/7

LC89975N	
----------	--

- 9. The C-OUT output delay time with respect to a C-IN1 input (the 2.5-bit CCD delay)
- 10. The pin output voltage when no input signal is applied (the clamp voltage)
- 11. Measure the Y-OUT output when a 200-kHz 400-mVp-p sine wave is input to Y-IN.

$$G_{VY} = 20 \log \frac{Y - OUT \text{ output } [mVp-p]}{400 \ [mVp-p]} \ [dB]$$

12. Measure the Y-OUT output when a 200-kHz 200-mVp-p sine wave is input to Y-IN and when 3.3-MHz 200-mVp-p sine wave is input.

 $G_{FY} = 20 \log \frac{\text{The Y-OUT output for a 3.3-MHz input [mVp-p]}}{\text{The Y-OUT output for a 200-kHz input [mVp-p]}} \text{ [dB]}$

Adjust Vbias to set the bias to the clamp level plus 250 mV.

13. Apply a 5-step waveform (see the figure) to Y-IN and measure the Y-OUT output differential gain and differential phase with a vectorscope.



14. Apply a 5-step waveform (see the figure) to Y-IN and measure the Y-OUT output luminance signal level (Y) and sync level (S).



- 15. Measure the 3-fsc (13.3 MHz) and fsc (4.43 MHz) components in the Y-OUT output with no input signal applied.
- 16. Measure the noise in the Y-OUT output with no input signal applied. Set up the noise meter with a 200-kHz high-pass filter, a 5-MHz low-pass filter, and a 4.43-MHz trap filter.
- 17. Let V1 be the Y-OUT output when a 200-kHz 400-mVp-p sine wave signal is input to Y-IN and with SW3 in the c position, and V2 be the Y-OUT output with SW3 in the b position.

$$Z_{OY} = \frac{V2 [mVp-p] - V1 [mVp-p]}{V1 [mVp-p]} \times 500 [Ω]$$

18. The Y-OUT output delay time with respect to inputs to Y-IN.

No. 5391-6/7



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for

volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 1996. Specifications and information herein are subject to change without notice.

No. 5391-7/7