

© 1995 National Semiconductor Corporation TL/H/5655

RRD-B30M115/Printed in U. S. A.

lf Militar please	lute Maxim ry/Aerospace sp contact the Na vistributors for av	ecified	d device Semic	es are required, onductor Sales	Power Dis (Notes)		n	<b>H Pack</b> 670 n	°.		N Packag 670 mW		
(Note 8)	(Note 8)				T <sub>i</sub> max	Г <sub>і</sub> тах		150°C			115°C		
Supply Voltage			<b>411A</b> 22V	LF411 ±18V	θ <sub>j</sub> A			162°C/W (Still Air) 65°C/W (400 LF/min			120°C/W n		
Differential Input Voltage		±	38V	$\pm$ 30V					Flow)				
Input Voltage Range (Note 1)		±	19V	±15V	θ <sub>j</sub> C Operating	Temp.		20°C/W					
	hort Circuit				Range			(Note 3)			(Note 3)		
Duratio	Duration 0		inuous	Continuous	Storage T Range	emp.	-65	5°C≤T₄	≤150°	C -6	5°C≤T <sub>A</sub> ≤	150°C	
					Lead Terr								
				(Solderin			sec.)	,			260°C		
					ESD Tolerance Ra				Rating to	Rating to be determined.			
DC EI	ectrical Ch	arac	cteris	tics (Note 4)									
Symbol	Parameter			Conditions	Conditions		LF411A	.F411A		LF411		Units	
Cymbol	i arameter			Conditions		Min	Тур	Max	Min	Тур	Max	Onits	
V <sub>OS</sub>							1 7 1	max		i yp	IVIAA		
•05	Input Offset Volta	age	R <sub>S</sub> =10	kΩ, T <sub>A</sub> =25°C			0.3	0.5		0.8	2.0	mV	
$\Delta V_{OS} / \Delta T$	Input Offset Volta Average TC of In Offset Voltage			kΩ, T <sub>A</sub> =25°C kΩ (Note 5)								mV μV/°C	
	Average TC of In	put	$R_S = 10$ $V_S = \pm 1$	kΩ (Note 5) 5V	Tj=25℃		0.3	0.5		0.8	2.0 20		
$\Delta V_{OS} / \Delta T$	Average TC of In Offset Voltage	put	R <sub>S</sub> =10	kΩ (Note 5) 5V	T <sub>j</sub> =25°C T <sub>j</sub> =70°C		0.3 7	0.5 10		0.8 7	2.0 20 (Note 5)	μV/°C	
$\Delta V_{OS} / \Delta T$	Average TC of In Offset Voltage	put	$R_S = 10$ $V_S = \pm 1$	kΩ (Note 5) 5V	1		0.3 7	0.5 10 100		0.8 7	2.0 20 (Note 5) 100	μV/°C pA	
$\Delta V_{OS} / \Delta T$	Average TC of In Offset Voltage	put ent	$R_S = 10$ $V_S = \pm 1$ (Notes 4 $V_S = \pm 1$	kΩ (Note 5) 5V I, 6) 5V	T <sub>j</sub> =70°C		0.3 7	0.5 10 100 2		0.8 7	2.0 20 (Note 5) 100 2	μV/°C pA nA	
ΔV <sub>OS</sub> /ΔT	Average TC of In Offset Voltage Input Offset Curre	put ent	$R_S = 10$ $V_S = \pm 1$ (Notes 4	kΩ (Note 5) 5V I, 6) 5V	$T_j = 70^{\circ}C$ $T_j = 125^{\circ}C$		0.3 7 25	0.5 10 100 2 25		0.8 7 25	2.0 20 (Note 5) 100 2 25	μV/°C pA nA nA	
ΔV <sub>OS</sub> /ΔT	Average TC of In Offset Voltage Input Offset Curre	put ent	$R_S = 10$ $V_S = \pm 1$ (Notes 4 $V_S = \pm 1$	kΩ (Note 5) 5V I, 6) 5V	$T_j = 70^{\circ}C$ $T_j = 125^{\circ}C$ $T_j = 25^{\circ}C$		0.3 7 25	0.5 10 100 2 25 200		0.8 7 25	2.0 20 (Note 5) 100 2 25 200	μV/°C pA nA nA pA	
ΔV <sub>OS</sub> /ΔT	Average TC of In Offset Voltage Input Offset Curre	ent nt	$R_S = 10$ $V_S = \pm 1$ (Notes 4 $V_S = \pm 1$	kΩ (Note 5) 15V I, 6) 5V I, 6)	$T_j = 70^{\circ}C$ $T_j = 125^{\circ}C$ $T_j = 25^{\circ}C$ $T_j = 70^{\circ}C$		0.3 7 25	0.5 10 100 2 25 200 4		0.8 7 25	2.0 20 (Note 5) 100 2 25 200 4	μV/°C pA nA nA pA nA	
ΔV <sub>OS</sub> /ΔT los l <sub>B</sub>	Average TC of In Offset Voltage Input Offset Curre Input Bias Curren	ent nt	$R_{S} = 10$ $V_{S} = \pm 1$ (Notes 4 $V_{S} = \pm 1$ (Notes 4 $T_{j} = 25^{\circ}$ $V_{S} = \pm 1$	kΩ (Note 5) 15V I, 6) 5V I, 6)	$T_j = 70^{\circ}C$ $T_j = 125^{\circ}C$ $T_j = 25^{\circ}C$ $T_j = 70^{\circ}C$	50	0.3 7 25 50	0.5 10 100 2 25 200 4	25	0.8 7 25 50	2.0 20 (Note 5) 100 2 25 200 4	μV/°C pA nA nA pA nA nA	

		Over Temperature	25	200		15	200
Vo	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10k$	±12	±13.5		±12	±13.5
V <sub>CM</sub>	Input Common-Mode		±16	+ 19.5		±11	+14.5
	Voltage Range			-16.5			-11.5
CMRR	Common-Mode Rejection Ratio	R <sub>S</sub> ≤10k	80	100		70	100
PSRR	Supply Voltage Rejection Ratio	(Note 7)	80	100		70	100
IS	Supply Current			1.8	2.8		1.8

## AC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	LF411A			LF411			Units
	T arameter	Conditions	Min	Тур	Мах	Min	Тур	Max	onito
SR	Slew Rate	$V_S\!=\pm15V,T_A\!=\!25^\circ\!C$	10	15		8	15		V/µs
GBW	Gain-Bandwidth Product	$V_S = \pm 15V, T_A = 25^{\circ}C$	3	4		2.7	4		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega,$ f = 1 kHz		25			25		nV⁄i∕ √Hz
i <sub>n</sub>	Equivalent Input Noise Current	$T_A = 25^{\circ}C$ , f = 1 kHz		0.01			0.01		pA∕⁄ √Hz

V/mV

V V V

dB

dB

mA

3.4

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: For operating at elevated temperature, these devices must be derated based on a thermal resistance of  $\theta_i A$ .

Note 3: These devices are available in both the commercial temperature range  $0^{\circ}C \le T_A \le 70^{\circ}C$  and the military temperature range  $-55^{\circ}C \le T_A \le 125^{\circ}C$ . The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only.

Note 4: Unless otherwise specified, the specifications apply over the full temperature range and for  $V_S = \pm 20V$  for the LF411A and for  $V_S = \pm 15V$  for the LF411.  $V_{OS}$ ,  $I_B$ , and  $I_{OS}$  are measured at  $V_{CM} = 0$ .

Note 5: The LF411A is 100% tested to this specification. The LF411 is sample tested to insure at least 90% of the units meet this specification.

Note 6: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_j$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_j = T_A + \theta_{jA} P_D$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice, from ±15V to ±5V for the LF411 and from ±20V to ±5V for the LF411A.

Note 8: RETS 411X for LF411MH and LF411MJ military specifications.

Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.







modated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit. again puts the input stage and thus the amplifier in a normal operating mode. Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

## Application Hints (Continued)

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411 is biased by a zener reference which allows normal circuit operation on  $\pm 4.5 \text{V}$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411 will drive a 2 k $\Omega$  load resistance to  $\,\pm\,$  10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swinas.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

## **Typical Applications**

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to around.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.











NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

0.373 - 0.400(9.474 - 10.16) 0.090 8 7 6 5

1 2 3 4

0.040 (1.016) TYP

<u>0.050</u> (1.270)

Molded Dual-In-Line Package (N) Order Number LF411ACN or LF411CN NS Package Number N08E

+

 $\underline{0.250\pm0.005}$ 

 $(6.35 \pm 0.127)$ 

¥

0.039 (0.991)

90<sup>°</sup> ± 4

TYP

 $0.100 \pm 0.010$ 

(2.540±0.254)

0.060 (1.524)

 $0.018 \pm 0.003$ 

 $(0.457 \pm 0.076)$ 

 $0.130 \pm 0.005$ (3.302±0.127)

0.125-0.140

(3.175 - 3.556)

0.092 (2.337) DIA

OPTION 1

204

0.065

0.030 (0.762) MAX

0.125 (3.175) DIA NOM

 $0.045 \pm 0.015$ (1.143±0.381)

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8 7

OPTION 2

N08E (REV F)

 $\frac{0.032 \pm 0.005}{(0.813 \pm 0.127)}$ 

PIN NO. 1 IDENT

0.020

(0.508) MIN

RAD

0.145-0.200

(3.683-5.080)

National Semiconductor Corporation National Semiconductor Europe   1111 West Bardin Road Arington, TX 76017 Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com   Tel: (800) 272-9959 Deutsch Tei: (+49) 0-180-532 78 32 Fax: 1(800) 737-7018   Fax: (+49) 0-180-532 78 32 Prançais Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 48 58 English Tei: (+49) 0-180-532 78 32	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
---	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.