PRELIMINARY PRODUCT SPECIFICATIONS



Integrated Circuits Group

LH28F320BFHE-PBTL60

Flash Memory 32M (2M × 16)

(Model No.: LHF32FB4)

Spec No.: FM02X007 Issue Date: October 10, 2002

	SPEC No. F M 0 2 X 0 0 7
	ISSUE: Oct. 10, 2002
р;	
I	P R E L I M I N A R Y
S D E C	IFICATIONS
SILC	I FICATIONS
Product Type <u>3 2</u>	Mbit Flash Memory
L H 2 8 F	3 2 0 B F H E — P B T L 6 0
Model No	(LHF32FB4)
This device specification is	subject to change without notice.
* This specifications contain	ns <u>31</u> pages including the cover and appendix.
	pries Appendix (FUM00701).
CUSTOMERS ACCEPTANCE	
COSTOMIENS ACCEL TANCE	
DATE:	
BY:	PRESENTED
	$\frac{BY: V}{Y.HOTTA}$
	Dept. General Manager
	REVIEWED BY: PREPARED BY:
	H. Jaketa H. Higushino
	Product Development Dept. I
	Flash Memory Division
	Integrated Circuits Group SHARP CORPORATION
	SHARE CORFORATION

LHF32FB4

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

LHF32FB4

CONTENTS


PAGE

48-Lead TSOP Pinout 3
Pin Descriptions
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write 12
Block Locking State Transitions upon WP#/ACC Transition 13
Status Register Definition 14

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations 25
1.2.6 Reset Operations 27
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information

1

LHF32FB4



The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	48-LEAD TSOP STANDARD PINOUT 12mm x 20mm TOP VIEW	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
F	gure 1. 48-Lead TSOP (Normal Bend) Pinout	

		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A ₀ -A ₂₀	INPUT	ADDRESS INPUTS: Inputs for addresses. 32M: A ₀ -A ₂₀
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code identifier code and partition configuration register code reads. Data pins float to high- impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# mus be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#/ACC	INPUT/ SUPPLY	WRITE PROTECT: When WP#/ACC is V_{IL} , locked-down blocks cannot be unlocked Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is V_{IH} , lock-down is disabled. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ ACC may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). Wher low, WSM is performing an internal operation (block erase, full chip erase, (page buffer) program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and (page buffer) program is inactive, (page buffer) program is suspended, or the device is in reset mode.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

	Table 2. Simultaneous Operation Modes Allowed with Four Planes ^(1, 2)										
		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:									
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspene
Read Array	Х	Х	Х	Х	Х	X		Х		Х	Х
Read ID/OTP	Х	X	Х	Х	Х	X		Х		Х	Х
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	Х	Х	Х							Х
OTP Program			Х								
Block Erase	Х	X	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	Х	Х	Х							Х
Block Erase Suspend	Х	X	Х	Х	Х	X				Х	

multaneous Operation Modes Allowed with Four Planes(1,2)T-1-1- 0 01

"X" denotes the operation available.
 Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

				38	32K-WORD	ADDRESS RANG
				37	32K-WORD	0F0000H - 0F7FFFH
				36	32K-WORD	0E8000H - 0EFFFFH
				35	32K-WORD	0E0000H - 0E7FFFH
			Ê	34	32K-WORD	0D8000H - 0DFFFFH
			[A]	33	32K-WORD	0D0000H - 0D7FFFH
BLOC	CK NUMBER	ADDRESS RANGE	(UNIFORM PLANE	32	32K-WORD	0C8000H - 0CFFFFH
70 3	2K-WORD	1F8000H - 1FFFFFH	OR OR	31	32K-WORD	0C0000H - 0C7FFFH
69 3	2K-WORD	1F0000H - 1F7FFFH	H	30	32K-WORD	0B8000H - 0BFFFFH
68 3	2K-WORD	1E8000H - 1EFFFFH		29	32K-WORD	0B0000H - 0B7FFFH
67 3	2K-WORD	1E0000H - 1E7FFFH	EI EI	28	32K-WORD	0A8000H - 0AFFFFH
H H 66 3	2K-WORD	1D8000H - 1DFFFFH	PLANE1	27	32K-WORD	0A0000H - 0A7FFFH
A 65 3	2K-WORD	1D0000H - 1D7FFFH		26	32K-WORD	098000H - 09FFFFH
66 3 65 3 64 3 63 3 61 3	2K-WORD	1C8000H - 1CFFFFH		25	32K-WORD	090000H - 097FFFH
B 63 3	2K-WORD	1C0000H - 1C7FFFH		24	32K-WORD	088000H - 08FFFFH
E 62 3	2K-WORD	1B8000H - 1BFFFFH		23	32K-WORD	080000H - 087FFFH
	2K-WORD	1B0000H - 1B7FFFH		1]
60 3 59 3	2K-WORD	1A8000H - 1AFFFFH		22	32K-WORD	078000H - 07FFFFH
59 3	2K-WORD	1A0000H - 1A7FFFH		21	32K-WORD	070000H - 077FFFH
	2K-WORD	198000H - 19FFFFH		20	32K-WORD	068000H - 06FFFFH
57 3	2K-WORD	190000H - 197FFFH		19	32K-WORD	060000H - 067FFFH
56 3	2K-WORD	188000H - 18FFFFH		18	32K-WORD	058000H - 05FFFFH
55 3	2K-WORD	180000H - 187FFFH		17	32K-WORD	050000H - 057FFFH
l		-		16	32K-WORD	048000H - 04FFFFH
54 3	2K-WORD	178000H - 17FFFFH	BE	15	32K-WORD	040000H - 047FFFH
53 3	2K-WORD	170000H - 177FFFH	AMETER PLANE	14	32K-WORD	038000H - 03FFFFH
52 3	2K-WORD	168000H - 16FFFFH	ER I	13	32K-WORD	030000H - 037FFFH
	2K-WORD	160000H - 167FFFH	ETI	12	32K-WORD	028000H - 02FFFFH
	2K-WORD	158000H - 15FFFFH		11	32K-WORD	020000H - 027FFFH
49 3	2K-WORD	150000H - 157FFFH	PLANE0 (PAR	10	32K-WORD	018000H - 01FFFFH
$\begin{bmatrix} 1 \\ 2 \end{bmatrix}$ 48 3	2K-WORD	148000H - 14FFFFH	0 (P	9	32K-WORD	010000H - 017FFFH
0 47 3	2K-WORD	140000H - 147FFFH	N E	8	32K-WORD	008000H - 00FFFFH
Z 46 3	2K-WORD	138000H - 13FFFFH	DLA	7	4K-WORD	007000H - 007FFFH
	2K-WORD	130000H - 137FFFH		6	4K-WORD	006000H - 006FFFH
HANE (UNIFORM PLA 48 3 46 3 46 3 46 3 47 3 46 3 47 3 46 3 47 3 46 3 43 3	2K-WORD	128000H - 12FFFFH		5	4K-WORD	005000H - 005FFFH
43 3	2K-WORD	120000H - 127FFFH		4	4K-WORD	004000H - 004FFFH
42 3	32K-WORD	118000H - 11FFFFH		3	4K-WORD	003000H - 003FFFH
41 3	32K-WORD	110000H - 117FFFH		2	4K-WORD	002000H - 002FFFH
40 3	2K-WORD	108000H - 10FFFFH		1	4K-WORD	001000H - 001FFFH
39 3	2K-WORD	100000H - 107FFFH		0	4K-WORD	000000H - 000FFFH
		=				-

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Bottom Parameter Device Code	0001H	00B5H	1, 2
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3
Code	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		$DQ_1 = 1$	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
	OTP	0081-0088H	OTP	1, 6

1. The address A_{20} - A_{16} are shown in below table for reading the manufacturer code, device code,

device configuration code and OTP data.

2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).

3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.

the Read Identifier Codes/OTP command (90H) has been write DQ_{15} - DQ_2 are reserved for future implementation.

- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Partition Configuration Register ⁽²⁾ Address (32M-bit device)				
PCR.10	PCR.9	PCR.8	[A ₂₀ -A ₁₆]		
0	0	0	00H		
0	0	1	00H or 08H		
0	1	0	00H or 10H		
1	0	0	00H or 18H		
0	1	1	00H or 08H or 10H		
1	1	0	00H or 10H or 18H		
1	0	1	00H or 08H or 18H		
1	1	1	00H or 08H or 10H or 18H		

 Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (32M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

			Table 5	. Bus Op	eration ^{(1, 2}	2)		
Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ ₀₋₁₅	RY/BY# ⁽⁸⁾
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	D _{OUT}	Х
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	Х	High Z	Х
Standby		V _{IH}	V _{IH}	Х	Х	Х	High Z	Х
Reset	3	V _{IL}	Х	X	Х	Х	High Z	High Z
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 3 and Table 4	See Table 3 and Table 4	Х
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	See Appendix	X
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	Х	D _{IN}	Х

NOTES:
 See DC Characteristics for V_{IL} or V_{IH} voltages.
 X can be V_{IL} or V_{IH}.
 RST# at GND±0.2V ensures the lowest power consumption.
 Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when V_{CC}=2.7V-3.6V.
 Refer to Table 6 for valid D_{IN} during a write operation.
 Never hold OE# low and WE# low at the same timing.
 Pefer to Annandix of L H28E220PE series for more information about every code.

7. Refer to Appendix of LH28F320BF series for more information about query code.

 RY/BY# is V_{OL} when the WSM (Write State Machine) is executing internal block erase, full chip erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

	T	able 6. C	Command	Definitions ⁽¹	1)				
	Bus]	First Bus Cyc	ele	Se	Second Bus Cycle		
Command	Cycles Req'd	Cycles Notes Oper ⁽¹⁾ Addr ⁽²⁾		Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾		
Read Array	1		Write	PA	FFH				
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD	
Read Query	≥2	4	Write	PA	98H	Read	QA	QD	
Read Status Register	2		Write	PA	70H	Read	PA	SRD	
Clear Status Register	1		Write	PA	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H	
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H				
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
OTP Program	2	9	Write	OA	COH	Write	OA	OD	
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H	

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A_0 - A_{15} .

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH}.

- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F320BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is V_{IL}. When WP#/ACC is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

		Curre	ent State			
State	WP#/ACC	$DQ_1^{(1)}$	DQ ₀ ⁽¹⁾	State Name	Erase/Program Allowed ⁽²⁾	
[000]	0	0	0	Unlocked	Yes	
[001] ⁽³⁾	0	0	1	Locked	No	
[011]	0	1	1	Locked-down	No	
[100]	1	0	0	Unlocked	Yes	
[101] ⁽³⁾	1	0	1	Locked	No	
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes	
[111]	1	1	1	Lock-down Disable	No	

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.

4. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Current S	state		Result after Lock Command Written (Next State)					
State	WP#/ACC	DQ_1	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾			
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾			
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾			
[111]	1	1	1	No Change	[110]	No Change			

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP#/ACC is not changed and fixed V_{IL} or V_{IH} .

Previous State		Current Sta	ite	-	Result after WP#/ACC Transition (Next State)			
Flevious State	State	WP#/ACC	DQ ₁	DQ ₀	WP#/ACC= $0 \rightarrow 1^{(1)}$	WP#/ACC= $1 \rightarrow 0^{(1)}$		
-	[000]	0	0	0	[100]	-		
-	[001]	0	0	1	[101]	-		
[110] ⁽²⁾	[011]	0	1	1	[110]	-		
Other than $[110]^{(2)}$					[111]	-		
-	[100]	1	0	0	-	[000]		
-	[101]	1	0	1	-	[001]		
-	[110]	1	1	0	-	[011] ⁽³⁾		
-	[111]	1	1	1	-	[011]		

Table 9. Block Locking State Transitions upon WP#/ACC Transition⁽⁴⁾

"WP#/ACC=0→1" means that WP#/ACC is driven to V_{IH} and "WP#/ACC=1→0" means that WP#/ACC is driven to V_{IL}.
 State transition from the current state [011] to the next state depends on the previous state.
 When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BEFCES	PBPOPS	WPACCS	PBPSS	DPS	R	
7	6	5	4	3	2	1	0	
	= RESERVED EMENTS (R)	FOR FUTURE			NOT	ES:		
1 = Ready 0 = Busy		HINE STATUS		Status Register (Write State Ma be occupied by 3 or 4 partitions	chine). Even if the other partiti	the SR.7 is "1",	the WSM m	
1 = Block	K ERASE SUS Erase Suspende Erase in Progre		S (BESS)	Check SR.7 or erase, (page bu SR.6 - SR.1 are	ffer) program	or OTP program		
STAT 1 = Error i	US (BEFCES) n Block Erase of	D FULL CHIP I or Full Chip Era se or Full Chip I	se	If both SR.5 an erase, (page bu block lock-dov attempt, an imp	ıffer) program, vn bit, set pa	set/clear block rtition configu	t lock bit, ation regis	
OTP 1 = Error i	PROGRAM ST n (Page Buffer)	OGRAM AND FATUS (PBPOP) Program or OT Fer) Program or	P Program	SR.3 does not p level. The WS level only after Program or OT	M interrogates Block Erase, F P Program con	and indicates t Full Chip Erase, mand sequence	he WP#/AC (Page Buffe es. SR.3 is r	
$1 = V_{CC} + 0$		WPACCS) CC < 11.7V Dete	ect,	guaranteed to report accurate feedback when WF $ACC \neq V_{ACCH}$.				
Opera $0 = WP\#/A$	tion Abort ACC OK			SR.1 does not p bit. The WSM i	nterrogates the	block lock bit or	nly after Blo	
STAT 1 = (Page)	TUS (PBPSS) Buffer) Program	OGRAM SUSP n Suspended n in Progress/Co		Erase, Full Chip Erase, (Page Buffer) Program or Program command sequences. It informs the sy depending on the attempted operation, if the block lock set. Reading the block lock configuration codes after w the Read Identifier Codes/OTP command indicates lock bit status.				
1 = Erase	CE PROTECT a or Program Atte d Block, Opera ked			SR.15 - SR.8 and SR.0 are reserved for future use and shou be masked out when polling the status register.				

15 14 13 12 11 10 9 8 SMS R R R R R R 7 6 5 4 3 2 1 0 SR.15-8 RESERVED FOR FUTURE ENHANCEMENTS (R) NOTES: SR.7 = STATE MACHINE STATUS (SMS) 1 Page Buffer Program not available After issue a Page Buffer Program command is not accepted and a next Page Buffer Program not available 0 = Page Buffer Program not available SR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R) SR.6-0 are reserved for future use a should be masked out when polling the extended stat register.	R	R	R	R	R	R	R	R			
76543210SR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)NOTES:ENHANCEMENTS (R)After issue a Page Buffer Program command (E8H SR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not availableAfter issue a Page Buffer Program command is accepted If XSR.7 = "1" indicates that the entered command is accepted and a next Pa Buffer Program command (E8H) should be issued again check if page buffer is available or not.0 = Page Buffer Program not availableXSR.15-8 and XSR.6-0 are reserved for future use an should be masked out when polling the extended stat	15	14	13	12	11	10	9	8			
SR.15-8 = RESERVED FOR FUTURENOTES:ENHANCEMENTS (R)After issue a Page Buffer Program command (E8F XSR.7="1" indicates that the entered command is accepted If XSR.7="1" indicates that the entered command is accepted in a next Pa Buffer Program command (E8H) should be issued again check if page buffer is available or not.0 = Page Buffer Program not availableXSR.15-8 and XSR.6-0 are reserved for future use an should be masked out when polling the extended stat	SMS	R	R	R	R R R I						
ENHANCEMENTS (R)After issue a Page Buffer Program command (E8H XSR.7="1" indicates that the entered command is accepted If XSR.7="1" indicates that the entered command is accepted and a next Pa Buffer Program command (E8H) should be issued again check if page buffer is available or not.0 = Page Buffer Program not availableXSR.15-8 and XSR.6-0 are reserved for future use an should be masked out when polling the extended stat	7	6	5	4	3	2	1	0			
	ENHANC SR.7 = STA 1 = Page 0 = Page	EMENTS (R) TE MACHINE S Buffer Program a Buffer Program n	TATUS (SMS) vailable ot available		XSR.7="1" ind If XSR.7 is "0" Buffer Program check if page b XSR.15-8 and should be ma	A Page Buffer dicates that the t, the command in n command (E8 puffer is available A XSR.6-0 are	Program cor entered comma is not accepted BH) should be e or not. reserved for	and is accepte and a next Pa issued again future use a			

		Table 12. 1	Partition Config	guration R	egist	ter Definition		
R	R	R	R	R		PC2	PC1	PC0
15	14	13	12	11		10	9	8
R	R	R	R	R		R	R	R
7	6	5	4	3		2	1	0
PCR.10-8 = P. $000 = No$ $001 = Pla$ $(defau$ $010 = Pla$ $(defau$ $011 = Pla$ $(defau$ $011 = Pla$ $110 = Pla$ $three$ $opera$ $110 = Pla$ $three$ $opera$ $101 = Pla$ $three$ $three$	RESERVED FOI ENHANCEME ARTITION COM partitioning. Du ne1-3 are merge alt in a bottom partition in a bottom partition on respectively. ne 0-1 and Plane on respectively. ne 0-2 are merge alt in a top param ne 2-3 are merge partitions in the tion is available ne 0-1 are merge partitions in the tion is available ine 1-2 are merge partitions in the tion is available	ENTS (R) IFIGURATION al Work is not a d into one parti- arameter device e2-3 are merged ed into one part- neter device) ed into one part- nis configuration between any two ed into one part nis configuration	allowed. tion. l into one ition. There are on. Dual work o partitions. ition. There are on. Dual work o partitions. ition. There are on. Dual work	 111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions. PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R) NOTES: After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device. See Figure 4 for the detail on partition configuration. 				
PC2 PC1 PC0	PARTITION	ING FOR DUA	L WORK	PC2 PC1	PC0	PARTITION	ING FOR DU	AL WORK
0 0 0		BLANE1	PLANE0	0 1	1		N2 PARTITION	II PARTITION0
0 0 1		PLANE2	PARTITION0	1 1	0	PARTITION2 PAR	LITION1 PAR	00000000000000000000000000000000000000
0 1 0	PARTITIO	LANE2 IN PART	00000000000000000000000000000000000000	1 0	1		PARTITIONI	PARTITION0
1 0 0	PARTITION1	PARTITIO DEVEN	0X BLANE0	1 1	1	PARTITION3 PART	LIION2 PARTITIC	DNI PARTITIONO
		F	Figure 4. Partiti	on Config	gurat	ion		
								Rev. 2.42

 Electrical Specifications Absolute Maximum Ratings[*] Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾ 	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C	 NOTES: Operating temperature is for extended temperature product defined by this specification. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and WP#/ACC pins. During transitions,
Voltage On Any Pin (except V _{CC} and WP#/ACC)0.5V to V _{CC} +0.5V $^{(2)}$	 this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC}+0.5V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns. Maximum DC voltage on WP#/ACC may overshoot to
V_{CC} Supply Voltage0.2V to +3.9V ⁽²⁾	 +13.0V for periods <20ns. 4. WP#/ACC erase/program voltage is normally 2.7V- 3.6V. Applying 11.7V-12.3V to WP#/ACC during
WP#/ACC Supply Voltage0.2V to +12.6V ^(2, 3, 4) Output Short Circuit Current 100mA ⁽⁵⁾	 erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. WP#/ACC may be connected to 11.7V-12.3V for a total of 80 hours maximum. 5. Output shorted for no more than one second. No more than one output shorted at a time.
	r


Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
	V _{IL}	-0.4		0.4	V	
WP#/ACC Voltage when Used as a Logic Control	V _{IH}	2.4		V _{CC} + 0.4	V	1
WP#/ACC Supply Voltage	V _{ACCH}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH}		100,000			Cycles	
Parameter Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH}		100,000			Cycles	
Main Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Maximum WP#/ACC hours at VACCH				80	Hours	

1.2 Operating Conditions

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to WP#/ACC=11.7V-12.3V is not allowed and can cause damage to the device.



1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

			cc	2.7 4-5.0				
Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current		1	-1.0		+1.0	μΑ	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Cur	1	-1.0		+1.0	μΑ	V _{IN} /V _{OUT} =V _{CC} or GND	
I _{CCS}	V _{CC} Standby Curren	1,7		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CC}\pm0.2V,$ $WP\#/ACC=V_{CC} \text{ or }$ GND	
I _{CCAS}	V _{CC} Automatic Pow	1,3		4	20	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#/ACC=V _{CC} or GND	
I _{CCD}	V _{CC} Reset Power-De	1		4	20	μΑ	RST#=GND±0.2V	
T	Average V _{CC} Read Current Normal Mode Average V _{CC} Read Current 8 Word Read Page Mode		1,6		15	25	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,
I _{CCR}			1,6		5	10	mA	OE#=V _{IH} , f=5MHz
т	V (De ce Duffer) D				20	60	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCW}	V _{CC} (Page Buffer) P	Togram Current	1,4,6		10	20	mA	WP#/ACC=V _{ACCH}
T	V _{CC} Block Erase, Fu	ıll Chip	1,4,6		10	30	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCE}	Erase Current	_	1,4,6		4	10	mA	WP#/ACC=V _{ACCH}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend		1,2,6		10	200	μΑ	CE#=V _{IH}
I _{ACCS} I _{ACCR}	WP#/ACC Standby or Read Current		1,5,6		2	5	μΑ	WP#/ACC≤V _{CC}
Leann	WP#/ACC (Page Buffer) Program		1,4,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCW}	Current		1,4,5,6		10	30	mA	WP#/ACC=V _{ACCH}
Lage	WP#/ACC Block Erase,		1,4,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IF}
I _{ACCE}	Full Chip Erase Curr	rent	1,4,5,6		5	15	mA	WP#/ACC=V _{ACCH}
Locus	WP#/ACC (Page Bu	ffer) Program	1,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCWS}	Suspend Current		1,5,6		10	200	μΑ	WP#/ACC=V _{ACCH}
I _{ACCES}	WP#/ACC Block	Erase Suspend	1,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IE}
¹ ACCES	Current		1,5,6		10	200	μΑ	WP#/ACC=V _{ACCH}

DC Characteristics (Continued)

$V_{CC} = 2.7 V - 3.6 V$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	4	-0.4		0.4	V	
V _{IH}	Input High Voltage	4	2.4		V _{CC} + 0.4	V	
V _{OL}	Output Low Voltage	4,7			0.2	V	V _{CC} =V _{CC} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	4	V _{CC} -0.2			V	V _{CC} =V _{CC} Min., I _{OH} =-100µA
V _{ACCH}	WP#/ACC during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A=+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block access and access are specified with the device de selected. It read of (page outer) program is executed while in brock erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR}. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR}.
The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.

4. Sampled, not 100% tested.

5. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

6. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

7. Includes RY/BY#.


1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾


V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		60		ns
t _{AVQV}	Address to Output Delay			60	ns
t _{ELQV}	CE# to Output Delay			60	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
 Sampled, not 100% tested.
 OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV}.







1.2.5 AC Characteristics - Write Operations^{(1), (2)}

$V_{CC}=2.7V-3.6V, T_{A}=-40^{\circ}C \text{ to }+85^{\circ}C$	V_{CC} =	2.7V-3.6	V, T _Δ =-	-40°C to	+85°C
--	------------	----------	----------------------	----------	-------

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		60		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
$t_{ELWL} (t_{WLEL})$	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	4	45		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High	7	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High	7	45		ns
t _{WHEH} (t _{EHWH})	CE# (WE#) Hold from WE# (CE#) High		0		ns
t_{WHDX} (t_{EHDX})	Data Hold from WE# (CE#) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (CE#) High		0		ns
t_{WHWL} (t_{EHEL})	WE# (CE#) Pulse Width High	5	15		ns
	WP#/ACC High Setup to WE# (CE#) WP#/ACC=VIH	2	0		ns
t _{SHWH} (t _{SHEH})	Going High WP#/ACC=V _{ACCH}	- 3	200		
$t_{WHGL} \left(t_{EHGL} \right)$	Write Recovery before Read		30		ns
t _{QVSL}	WP#/ACC High Hold from Valid SRD, RY/BY# High Z	3	0		ns
$t_{\rm WHR0} (t_{\rm EHR0})$	WE# (CE#) High to SR.7 Going "0"	3, 6		t _{AVQV} +50	ns
t _{WHRL} (t _{EHRL})	WE# (CE#) High to RY/BY# Going Low	3		100	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.


4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of


CE# or WE# (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# of WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.
Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit

configuration.

Rev. 2.42







V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C	
--	--

Symbol	Parameter	Notes	Page Buffer Command is		WP#/ACC=V _{IL} or V _{IH} (In System)			WP#/ACC=V _{ACCH} (In Manufacturing)		
			Used or not Used	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	
two	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
t _{WPB}	Program Time	2	Used		0.03	0.12		0.02	0.06	s
t	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
t _{WMB}	Program Time	2	Used		0.24	1.0		0.17	0.5	s
t _{WHQV1} /	Word Drogram Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}	Word Program Time	2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Full Chip Erase Time	2			40	350		33	350	s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

Typical values measured at V_{CC}=3.0V, WP#/ACC=3.0V or 12V, and T_A=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
 Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1" or RY/BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time


Symbol	Parameter		Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	Input Signal Fall Time			1	μs/V

NOTES:

Sampled, not 100% tested.
 This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

PRELIMINARY



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP[®]

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819