PRELIMINARY PRODUCT SPECIFICATIONS

**Integrated Circuits Group** 

# LH28F640BFHE-PBTL90

## Flash Memory 64M (4M × 16)

(Model No.: LHF64F12)

Spec No.: FM016008 Issue Date: June 20, 2001

### LHF64F12

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - Mainframe computers
  - Traffic control systems
  - Gas leak detectors and automatic cutoff devices
  - Rescue and security equipment
  - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - Aerospace equipment
  - Communications equipment for trunk lines
  - Control equipment for the nuclear power industry
  - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

• Please direct all queries regarding the products covered herein to a sales representative of the company.

## LHF64F12

### CONTENTS

#### PAGE

#### PAGE

48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program 8
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write 12
Block Locking State Transitions upon WP# Transition
Status Register Definition

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations 21
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 26
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information 28

LHF64F12



CMOS Process (P-type silicon substrate)

SHARP

Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}=2.7V-3.6V$  and  $V_{PP}=1.65V-3.6V$  or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique serial number.

\* ETOX is a trademark of Intel Corporation.

2

A15       1         A14       2         A13       3         A12       4         A11       5         A10       6         A9       7         A8       8         A21       9         A20       10         WE#       11         RST#       12         VPP       13         WP#       14         A19       15         A18       16         A17       17         A7       18         A6       19         A5       20         A3       22         A2       23         A1       24	48-LEAD TSOP STANDARD PINOUT 12mm x 20mm TOP VIEW	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

3

LHF64F12

Table 1. Pin Descriptions

~		
Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>21</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A <sub>0</sub> -A <sub>21</sub>
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high- impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low ( $V_{IL}$ ), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high ( $V_{IH}$ ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WP# is $V_{IH}$ , lock-down is disabled.
V <sub>pp</sub>	INPUT	$\begin{array}{c} \mbox{MONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply pin.} \\ \mbox{With $V_{PP} \leq V_{PPLK}$, block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. \\ \mbox{Applying 12V$\pm$0.3V$ to $V_{PP}$ provides fast erasing or fast programming mode. In this mode, $V_{PP}$ is power supply pin. Applying 12V$\pm$0.3V$ to $V_{PP}$ during erase/program can only be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected to 12V$\pm$0.3V$ for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage. \\ \end{array}$
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CCQ</sub>	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.

#### LHF64F12

				1									
		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:											
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend		
Read Array	Х	Х	Х	Х	Х	Х		Х		Х	Х		
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		Х	Х		
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х		
Word Program	Х	Х	Х	Х							Х		
Page Buffer Program	Х	X	Х	Х							Х		
OTP Program			Х										
Block Erase	Х	Х	Х	Х									
Full Chip Erase			Х										
Program Suspend	Х	X	Х	Х							Х		
Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х			

Table 2. Simultaneous Operation Modes Allowed with Four  $Planes^{(1, 2)}$ 

NOTES:

1. "X" denotes the operation available.

2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

#### LHF64F12

	BL	OCK NUMBER	ADDRESS RANGE
	134	32K-WORD	3F8000H - 3FFFFFH
1	133	32K-WORD	3F0000H - 3F7FFFH
	132	32K-WORD	3E8000H - 3EFFFFH
	131	32K-WORD	3E0000H - 3E7FFFH
	130 129	32K-WORD	3D8000H - 3DFFFFH 3D0000H - 3D7FFFH
	129	32K-WORD 32K-WORD	3C8000H - 3CFFFFH
l t	127	32K-WORD	3C0000H - 3C7FFFH
ത	126	32K-WORD	3B8000H - 3BFFFFH
PLANE3 (UNIFORM PLANE)	125	32K-WORD	3B0000H - 3B7FFFH
Y	124	32K-WORD	3A8000H - 3AFFFFH
님	123 122	32K-WORD	3A0000H - 3A7FFFH 398000H - 39FFFFH
5	122	32K-WORD 32K-WORD	390000H - 397FFFH
2	120	32K-WORD	388000H - 38FFFFH
P.	119	32K-WORD	380000H - 387FFFH
日日	118	32K-WORD	378000H - 37FFFFH
15	117	32K-WORD	370000H - 377FFFH
	116 115	32K-WORD 32K-WORD	368000H - 36FFFFH 360000H - 367FFFH
Ξ	113	32K-WORD	358000H - 35FFFFH
Z	113	32K-WORD	350000H - 357FFFH
Ľ.	112	32K-WORD	348000H - 34FFFFH
	111	32K-WORD	340000H - 347FFFH
	110	32K-WORD	338000H - 33FFFFH
	109 108	32K-WORD 32K-WORD	330000H - 337FFFH 328000H - 32FFFFH
	108	32K-WORD 32K-WORD	320000H - 327FFFH
	106	32K-WORD	318000H - 31FFFFH
	105	32K-WORD	310000H - 317FFFH
	104	32K-WORD	308000H - 30FFFFH
	103	32K-WORD	300000H - 307FFFH
	102	32K-WORD	2F8000H - 2FFFFFH
	101	32K-WORD	2F0000H - 2F7FFFH 2E8000H - 2EFFFFH
	100 99	32K-WORD 32K-WORD	2E0000H - 2E7FFFH
	99	32K-WORD	2D8000H - 2DFFFFH
	97	32K-WORD	2D0000H - 2D7FFFH
	96	32K-WORD	2C8000H - 2CFFFFH
	95	32K-WORD	2C0000H - 2C7FFFH
<b>a</b>	94 93	32K-WORD	2B8000H - 2BFFFFH
١Ë	93	32K-WORD 32K-WORD	2B0000H - 2B7FFFH 2A8000H - 2AFFFFH
<b>A</b>	91	32K-WORD	2A0000H - 2A7FFFH
PLANE)	90	32K-WORD	298000H - 29FFFFH
<u> </u>	89	32K-WORD	290000H - 297FFFH
2	88	32K-WORD	288000H - 28FFFFH
l 🖸	87	32K-WORD	280000H - 287FFFH
日日	86 85	32K-WORD 32K-WORD	278000H - 27FFFFH 270000H - 277FFFH
15	84	32K-WORD	268000H - 26FFFFH
	83	32K-WORD	260000H - 267FFFH
E E	82	32K-WORD	258000H - 25FFFFH
PLANE2 (UNIFORN	81	32K-WORD	250000H - 257FFFH
Ľ	80	32K-WORD	248000H - 24FFFFH
	79 78	32K-WORD	240000H - 247FFFH 238000H - 23FFFFH
, L	77	32K-WORD 32K-WORD	230000H - 237FFFH
1			228000H - 22FFFFH
	76	32K-WORD	
	76 75	32K-WORD 32K-WORD	220000H - 227FFFH
	75 74	32K-WORD 32K-WORD	220000H - 227FFFH 218000H - 21FFFFH
	75	32K-WORD	220000H - 227FFFH

	BLC	OCK NUMBER	ADDRESS RANGE
	70	32K-WORD	1F8000H - 1FFFFFH
	69	32K-WORD	1F0000H - 1F7FFFH
	68	32K-WORD	1E8000H - 1EFFFFH
	67 66	32K-WORD	1E0000H - 1E7FFFH 1D8000H - 1DFFFFH
	65	32K-WORD 32K-WORD	1D0000H - 1D7FFFH
	64	32K-WORD	1C8000H - 1CFFFFH
	63	32K-WORD	1C0000H - 1C7FFFH
Ξ	62	32K-WORD	1B8000H - 1BFFFFH
$\mathbf{z}$	61	32K-WORD	1B0000H - 1B7FFFH
PLANE1 (UNIFORM PLANE)	60	32K-WORD	1A8000H - 1AFFFFH
Ы	59	32K-WORD	1A0000H - 1A7FFFH
Σ	58 57	32K-WORD	198000H - 19FFFFH 190000H - 197FFFH
R	56	32K-WORD 32K-WORD	188000H - 18FFFFH
O I	55	32K-WORD	180000H - 187FFFH
Ę	54	32K-WORD	178000H - 17FFFFH
5	53	32K-WORD	170000H - 177FFFH
Ð	52	32K-WORD	168000H - 16FFFFH
E1	51	32K-WORD	160000H - 167FFFH
Z	50	32K-WORD	158000H - 15FFFFH
Y.	49 48	32K-WORD	150000H - 157FFFH 148000H - 14FFFFH
Ы	47	32K-WORD 32K-WORD	140000H - 147FFFH
	46	32K-WORD	138000H - 13FFFFH
	45	32K-WORD	130000H - 137FFFH
	44	32K-WORD	128000H - 12FFFFH
	43	32K-WORD	120000H - 127FFFH
	42	32K-WORD	118000H - 11FFFFH
	41	32K-WORD	110000H - 117FFFH
	40 39	32K-WORD	108000H - 10FFFFH
	39	32K-WORD	100000H - 107FFFH
	38	32K-WORD	0F8000H - 0FFFFFH
	37	32K-WORD	0F0000H - 0F7FFFH
	36	32K-WORD	0E8000H - 0EFFFFH
	35	32K-WORD	0E0000H - 0E7FFFH
	34	32K-WORD	0D8000H - 0DFFFFH
	33	32K-WORD 32K-WORD	0D0000H - 0D7FFFH 0C8000H - 0CFFFFH
	31	32K-WORD	0C0000H - 0C7FFFH
	30	32K-WORD	0B8000H - 0BFFFFH
	29	32K-WORD	0B0000H - 0B7FFFH
	28	32K-WORD	0A8000H - 0AFFFFH
巴	27	32K-WORD	0A0000H - 0A7FFFH
PLANE0 (PARAMETER PLANE)	26	32K-WORD	098000H - 09FFFFH
H.	25	32K-WORD	090000H - 097FFFH 088000H - 08FFFFH
2	24	32K-WORD 32K-WORD	080000H - 087FFFH
田	22	32K-WORD	078000H - 07FFFFH
Б	21	32K-WORD	070000H - 077FFFH
12	20	32K-WORD	068000H - 06FFFFH
P	19	32K-WORD	060000H - 067FFFH
R I	18	32K-WORD	058000H - 05FFFFH
PA	17	32K-WORD	050000H - 057FFFH
$ \widetilde{} $	16 15	32K-WORD	048000H - 04FFFFH 040000H - 047FFFH
Ш	13	32K-WORD 32K-WORD	038000H - 03FFFFH
Z.	13	32K-WORD	030000H - 037FFFH
	12	32K-WORD	028000H - 02FFFFH
	11	32K-WORD	020000H - 027FFFH
	10	32K-WORD	018000H - 01FFFFH
	9	32K-WORD	010000H - 017FFFH
	8	32K-WORD	008000H - 00FFFFH
	7	4K-WORD	007000H - 007FFFH
	6	4K-WORD 4K-WORD	006000H - 006FFFH 005000H - 005FFFH
	5	4K-WORD	004000H - 004FFFH
	3	4K-WORD	003000H - 003FFFH
	2	4K-WORD	002000H - 002FFFH
1	1	4K-WORD	001000H - 001FFFH
	0	4K-WORD	000000H - 000FFFH

Figure 2. Memory Map (Bottom Parameter)

Table 5. Identifier Codes and OTT Address for Read Operation							
	Code	Address $[A_{15}-A_0]^{(1)}$	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes			
Manufacturer Code	Manufacturer Code	0000H	00B0H				
Device Code	Bottom Parameter Device Code	0001H	00B1H	2			
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	3			
	Block is Locked	Block	$DQ_0 = 1$	3			
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3			
	Block is Locked-Down		$DQ_1 = 1$	3			
Device Configuration Code	Partition Configuration Register	0006H	PCRC	4			
OTP	OTP Lock	0080H	OTP-LK	5			
	OTP	0081-0088H	OTP	6			

#### Table 3. Identifier Codes and OTP Address for Read Operation

NOTES:

1. The address A<sub>21</sub>-A<sub>16</sub> are shown in below table for reading the manufacturer, device, lock configuration,

device configuration code and OTP data.

2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).

3.  $DQ_{15}$ - $DQ_{2}$  are reserved for future implementation.

4. PCRC=Partition Configuration Register Code.

5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Configuration I	Register <sup>(2)</sup>	Address (64M-bit device)
PCR.10	PCR.9	PCR.8	[A <sub>21</sub> -A <sub>16</sub> ]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration<sup>(1)</sup> (64M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

[A21-A0] 000088H	
00008811	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation (DQ15-DQ2)
Justomer Progra	mmable Area Lock Bit (DQ1)
0	rammed Area Lock Bit (DQ <sub>0</sub> )

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 5. Bus Operation $^{(1,2)}$									
Mode	Notes	RST#	CE#	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-15</sub>	
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>	
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z	
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z	
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z	
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 3 and Table 4	Х	See Table 3 and Table 4	
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	Х	See Appendix	
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	

n(1,2)**D** 1 1

#### NOTES:

1. Refer to DC Characteristics. When  $V_{PP} \leq V_{PPLK}$ , memory contents can be read, but cannot be altered. 2. X can be  $V_{IL}$  or  $V_{IH}$  for control pins and addresses, and  $V_{PPLK}$  or  $V_{PPH1/2}$  for  $V_{PP}$ . See DC Characteristics for  $V_{PPLK}$ and V<sub>PPH1/2</sub> voltages.

3. RST# at  $GND\pm0.2V$  ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when  $V_{PP}=V_{PPH1/2}$  and  $V_{CC}=2.7V-3.6V$ . Command writes involving full chip erase are reliably executed when  $V_{PP}=V_{PPH1}$  and  $V_{CC}=2.7V-3.6V$ .

5. Refer to Table 6 for valid  $D_{IN}$  during a write operation.

6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F640BF series for more information about query code.

### LHF64F12

Table 6. Command Definitions									
	Bus		First Bus Cycle			Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Array	1	2	Write	PA	FFH				
Read Identifier Codes/OTP	≥2	2,3,4	Write	PA	90H	Read	IA or OA	ID or OD	
Read Query	≥2	2,3,4	Write	PA	98H	Read	QA	QD	
Read Status Register	2	2,3	Write	PA	70H	Read	PA	SRD	
Clear Status Register	1	2	Write	PA	50H				
Block Erase	2	2,3,5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	2,5,9	Write	Х	30H	Write	Х	D0H	
Program	2	2,3,5,6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥4	2,3,5,7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	2,8,9	Write	PA	B0H				
Block Erase and (Page Buffer) Program Resume	1	2,8,9	Write	PA	D0H				
Set Block Lock Bit	2	2	Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	2,10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2	2	Write	BA	60H	Write	BA	2FH	
OTP Program	2	2,3,9	Write	OA	С0Н	Write	OA	OD	
Set Partition Configuration Register	2	2,3	Write	PCRC	60H	Write	PCRC	04H	

Table 6	Command	Definitions <sup>(11)</sup>
Table 6.	Command	Definitions

#### NOTES:

1. Bus operations are defined in Table 5.

2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F640BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address  $A_0$ - $A_{15}$ .

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F640BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

- WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
- OD=Data to be programmed at location OA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

N-1=N is the number of the words to be loaded into a page buffer.

- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is  $V_{IH}$ .
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to Appendix of

- LH28F640BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V<sub>IL</sub>. When WP# is V<sub>IH</sub>, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
  11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

		(2)			
State	WP#	$DQ_1^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed <sup>(2)</sup>
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

NOTES:

1. DQ<sub>0</sub>=1: a block is locked; DQ<sub>0</sub>=0: a block is unlocked. DQ<sub>1</sub>=1: a block is locked-down; DQ<sub>1</sub>=0: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

Current State				Result after Lock Command Written (Next State)				
State	WP#	$DQ_1$	DQ <sub>0</sub>	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>		
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>		
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>		
[111]	1	1	1	No Change	[110]	No Change		

Table 8. Block Locking State Transitions upon Command Write<sup>(4)</sup>

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

Durani ang Stata		Current S	State		Result after WP# Transition (Next State)			
Previous State	State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$		
-	[000]	0	0	0	[100]	-		
-	[001]	0	0	1	[101]	-		
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-		
Other than $[110]^{(2)}$		0	1	1	[111]	-		
-	[100]	1	0	0	-	[000]		
-	[101]	1	0	1	-	[001]		
-	[110]	1	1	0	-	[011] <sup>(3)</sup>		
-	[111]	1	1	1	-	[011]		

Table 9. Block Locking State Transitions upon WP# Transition<sup>(4)</sup>

NOTES:

1. "WP#=0 $\rightarrow$ 1" means that WP# is driven to V<sub>IH</sub> and "WP#=1 $\rightarrow$ 0" means that WP# is driven to V<sub>IL</sub> 2. State transition from the current state [011] to the next state depends on the previous state.

3. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R	
7	6	5	4	3	2	1	0	
ENHANCE R.7 = WRITE 1 = Ready	MENTS (R)	FOR FUTURE HINE STATUS	(WSMS)		NOT indicates the sta achine). Even if	atus of the parti		
1 = Block	K ERASE SUS Erase Suspend Erase in Progre		S (BESS)	be occupied by 3 or 4 partition Check SR.7 to	the other partities s configuration. determine bloc n or OTP progra	on when the de k erase, full ch	vice is set to ip erase, (pa	
<ul> <li>SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)</li> <li>1 = Error in Block Erase or Full Chip Erase</li> <li>0 = Successful Block Erase or Full Chip Erase</li> </ul>				If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, an improper command sequence was entered.				
OTP $1 = Error in$ $0 = Succes$	PROGRAM S' n (Page Buffer sful (Page Buf	OGRAM AND TATUS (PBPOP ) Program or OT fer) Program or 0	P Program	Block Erase, Full Chip Erase, (Page Buffer) Program or OT. Program command sequences. SR.3 is not guaranteed to				
	TATUS (VPPS) DW Detect, Op			report accurate	feedback when	V <sub>PP</sub> ≠V <sub>PPH1</sub> , V <sub>1</sub>	$_{\rm PPH2}$ or $V_{\rm PPL}$	
$0 = V_{PP} Ol$ SR.2 = (PAGE STAT	K BUFFER) PR US (PBPSS)	OGRAM SUSP	END	SR.1 does not provide a continuous indication of block lo bit. The WSM interrogates the block lock bit only after Blo Erase, Full Chip Erase, (Page Buffer) Program or OT Program command sequences. It informs the system depending on the attempted operation, if the block lock bit set. Reading the block lock configuration codes after writin				
0 = (Page)	, 0	n Suspended n in Progress/Cc STATUS (DPS)	ompleted	the Read Iden lock bit status.	ntifier Codes/OT	TP command is	ndicates blo	
1 = Erase of	or Program Att d Block, Opera	empted on a			nd SR.0 are rese when polling the			

ſ

## LHF64F12

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
ENHANCI CSR.7 = STAT 1 = Page I 0 = Page I	ESERVED FOR F EMENTS (R) FE MACHINE S' Buffer Program a Buffer Program n SERVED FOR FU	TATUS (SMS) vailable ot available		XSR.7=1 indic XSR.7 is "0", Buffer Program check if page b XSR.15-8 and	NO a Page Buffer cates that the er the command is n command (E puffer is availab d XSR.6-0 are isked out when	ntered comman s not accepted 8H) should be le or not. reserved for	d is accepted. and a next Pag issued again t future use an

LHF64F12

		Table 12. 1	Partition Config	guration Regis	ter Definition		
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.10-8 = PA $000 = No$ $001 = Pla$ $(defau$ $010 = Pla$ $(defau$ $011 = Pla$ $(defau$ $011 = Pla$ $110 = Pla$ $110 = Pla$ $three$ $opera$ $101 = Pla$ $three$	76543210PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 = Plane 1-3 are merged into one partition. (default in a bottom parameter device)111 = There are four partitions in this configuration. Each plane corresponds to each partition respec- tively. Dual work operation is available between any two partitions.010 = Plane 0-1 and Plane2-3 are merged into one partition. (default in a top parameter device)NOTES:010 = Plane 0-2 are merged into one partition. (default in a top parameter device)NOTES:011 = Plane 2-3 are merged into one partition. (default in a top parameter device)NOTES:011 = Plane 0-1 are merged into one partition. three partitions in this configuration. Dual work operation is available between any two partitions. 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. 101 = Plane 1-2 are merged into one partition. three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. three partitions in this configuration. Dual work operation is available between any two partitions.101 = Plane 1-2 are merged into one partition. three partitions in this configuration.101 = Plane 1-2 are merged into one partition. three						
PC2 PC1 PC0		ING FOR DUA	L WORK	PC2 PC1 PC0		NING FOR DU	
0 0 0		ARTITION0	PLANEO	0 1 1	PARTITIO	LEANE2	11 PARTITION0
0 0 1		PLANE2	PARTITION0	1 1 0	PARTITION2 PAI	LIANE2	DITION0
0 1 0	PARTITIO	PLANE2 PLANE1	00000000000000000000000000000000000000	1 0 1	PARTITION2	PARTITION1	PARTITION0
1 0 0	PARTITION1	PARTITIO BLANE1 PLANE1	0M PLANE0	1 1 1	PARTITION3 PART	LITION2 PARTITIC	BLANI PARTITION0
		F	Figure 4. Partiti	on Configurat	ion		

1 Electrical Specifications
1.1 Absolute Maximum Ratings*
Operating Temperature
During Read, Erase and Program40°C to +85°C $^{(1)}$
Storage Temperature
During under Bias40°C to +85°C
During non Bias65°C to +125°C
Voltage On Any Pin
(except $V_{CC}$ and $V_{PP})$
$V_{CC}$ and $V_{CCQ}$ Supply Voltage0.2V to +3.9V $^{(2)}$
$V_{PP}$ Supply Voltage0.2V to 12.6V $^{(2,\ 3,\ 4)}$
Output Short Circuit Current 100mA <sup>(5)</sup>

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{CC}$  and  $V_{PP}$  pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and  $V_{CC}$  is  $V_{CC}$ +0.5V which, during transitions, may overshoot to  $V_{CC}$  +2.0V for periods <20ns.
- 3. Maximum DC voltage on  $V_{PP}$  may overshoot to +13.0V for periods <20ns.
- 4.  $V_{PP}$  erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to Vpp during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks.  $V_{PP}$  may be connected to 11.7V-12.3V for a total of 80 hours maximum.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

#### Parameter Symbol Min. Max. Unit Notes Typ. **Operating Temperature** $T_A$ -40 +25+85°C V<sub>CC</sub> Supply Voltage V<sub>CC</sub> 2.7 V 3.0 3.6 1 V<sub>CCQ</sub> I/O Supply Voltage 2.7 3.0 V 1 3.6 V<sub>PP</sub> Voltage when Used as a Logic Control V<sub>PPH1</sub> 1.65 3.0 3.6 V 1 V<sub>PP</sub> Supply Voltage V<sub>PPH2</sub> 11.7 12 12.3 V 1,2 Main Block Erase Cycling: Vpp=3.0V 100,000 Cycles Parameter Block Erase Cycling: V<sub>PP</sub>=3.0V 100,000 Cycles Main Block Erase Cycling: Vpp=12V, 80 hrs. 1,000 Cycles Parameter Block Erase Cycling: VPP=12V, 80 hrs. 1,000 Cycles Maximum V<sub>PP</sub> hours at 12V 80 Hours

#### 1.2 Operating Conditions

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying  $V_{PP}$ =11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to  $V_{PP}$ =11.7V-12.3V is not allowed and can cause damage to the device.



## 1.2.3 DC Characteristics

V<sub>CC</sub>=2.7V-3.6V

Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current		1	-1.0		+1.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Cur	rent	1	-1.0		+1.0	μΑ	V <sub>CCQ</sub> =V <sub>CCQ</sub> Max., V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CCQ</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ CE#=RST#= $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ}$ or GND
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Power Savings Current		1,4		4	20	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#=V <sub>CCQ</sub> or GND
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-De	own Current	1		4	20	μΑ	RST#=GND±0.2V
T	Average V <sub>CC</sub> Read Current Normal Mode		1,7		15	25	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>IL</sub> ,
I <sub>CCR</sub>	Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V <sub>IH</sub> , f=5MHz
T	V (Daga Buffar) D	V <sub>CC</sub> (Page Buffer) Program Current			20	60	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCW</sub>	V <sub>CC</sub> (1 age Bullet) 1	Togram Current	1,5,7		10	20	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
T	V <sub>CC</sub> Block Erase, Fu	ıll Chip	1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCE</sub>	Erase Current		1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) P Block Erase Suspend	-	1,2,7		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>PPS</sub> I <sub>PPR</sub>	$V_{PP}$ Standby or Read	d Current	1,6,7		2	5	μΑ	V <sub>PP</sub> ≤V <sub>CC</sub>
т	V <sub>PP</sub> (Page Buffer) Pr	rogram Current	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPW</sub>	v pp (1 age Dunier) 1	logram Current	1,5,6,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
Т	V <sub>PP</sub> Block Erase, Fu	ll Chip	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPE</sub>	Erase Current		1,5,6,7		5	15	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
T	V <sub>PP</sub> (Page Buffer) Pr	rogram	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPWS</sub>	Suspend Current		1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>
I	V <sub>PP</sub> Block Erase Sus	spend Current	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPES</sub>	v pp DIOCK ETASE SUS	spena Curteni	1,6,7		10	200	μA	V <sub>PP</sub> =V <sub>PPH2</sub>

			2.7 V = 5.0 V				1
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	5	V <sub>CCQ</sub> -0.4		V <sub>CCQ</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	5			0.2	V	$V_{CC}=V_{CC}Min.,$ $V_{CCQ}=V_{CCQ}Min.,$ $I_{OL}=100\mu A$
V <sub>OH</sub>	Output High Voltage	5	V <sub>CCQ</sub> -0.2			V	$V_{CC}=V_{CC}Min.,$ $V_{CCQ}=V_{CCQ}Min.,$ $I_{OH}=-100\mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
V <sub>PPH1</sub>	V <sub>PP</sub> during Block Erase, Full Chip		1.65	3.0	3.6	V	
V <sub>PPH2</sub>	Erase, (Page Buffer) Program or OTP Program Operations	6	11.7	12	12.3	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

#### DC Characteristics (Continued)

 $V_{CC}=2.7V-3.6V$ 

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}=3.0V$  and  $T_A=+25^{\circ}C$ unless V<sub>CC</sub> is specified.

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of  $I_{CCWS}$  or  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ , respectively. 3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when  $V_{PP} \leq V_{PPLK}$ , and not guaranteed

in the range between V<sub>PPLK</sub>(max.) and V<sub>PPH1</sub>(min.), between V<sub>PPH1</sub>(max.) and V<sub>PPH2</sub>(min.) and above V<sub>PPH2</sub>(max.).

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V<sub>PP</sub> is not used for power supply pin. With V<sub>PP</sub>≤V<sub>PPLK</sub>, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 12V±0.3V to V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.

Applying 12V±0.3V to V<sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V<sub>PP</sub> may be connected to 12V±0.3V for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

## 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		90		ns
t <sub>AVQV</sub>	Address to Output Delay			90	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		90	ns
t <sub>APA</sub>	Page Address Access Time			35	ns
t <sub>GLQV</sub>	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

## $V_{CC}$ =2.7V-3.6V, $T_A$ =-40°C to +85°C

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. OE# may be delayed up to  $t_{ELQV}$  -  $t_{GLQV}$  after the falling edge of CE# without impact to  $t_{ELQV}$ .





Rev. 2.40

LHF64F12

## 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
t <sub>ELWL</sub> (t <sub>WLEL</sub> )	CE# (WE#) Setup to WE# (CE#) Going Low	4	0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	4	60		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#) Going High	8	40		ns
$t_{\rm AVWH}  (t_{\rm AVEH})$	Address Setup to WE# (CE#) Going High	8	50		ns
$t_{\rm WHEH} \left( t_{\rm EHWH}  ight)$	CE# (WE#) Hold from WE# (CE#) High		0		ns
t <sub>WHDX</sub> (t <sub>EHDX</sub> )	(t <sub>EHDX</sub> ) Data Hold from WE# (CE#) High		0		ns
t <sub>WHAX</sub> (t <sub>EHAX</sub> )	HAX (t <sub>EHAX</sub> ) Address Hold from WE# (CE#) High		0		ns
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	HEL) WE# (CE#) Pulse Width High		30		ns
$t_{\rm SHWH} \left( t_{\rm SHEH}  ight)$	(H) WP# High Setup to WE# (CE#) Going High		0		ns
t <sub>VVWH</sub> (t <sub>VVEH</sub> )	WH (t <sub>VVEH</sub> ) V <sub>PP</sub> Setup to WE# (CE#) Going High		200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	WHGL (t <sub>EHGL</sub> ) Write Recovery before Read		30		ns
t <sub>QVSL</sub>	VSL WP# High Hold from Valid SRD		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD		0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> ) WE# (CE#) High to SR.7 Going "0"		3,7		$t_{AVQV}^+$ 50	ns

#### $V_{CC}$ =2.7V-3.6V, $T_{A}$ =-40°C to +85°C

NOTES:

2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, t<sub>WP</sub>=t<sub>WLWH</sub>=t<sub>ELEH</sub>=t<sub>WLEH</sub>=t<sub>ELWH</sub>.
5. Write pulse width high (t<sub>WPH</sub>) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling

5. Write pulse width high (t<sub>WPH</sub>) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, t<sub>WPH</sub>=t<sub>WHWL</sub>=t<sub>EHEL</sub>=t<sub>WHEL</sub>=t<sub>EHWL</sub>.

6.  $V_{PP}$  should be held at  $V_{PP}=V_{PPH1/2}$  until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at  $V_{PP}=V_{PPH1}$  until determination of full chip erase success (SR.1/3/5=0).

7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes/OTP command= $t_{AVQV}$ +100ns.

8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.

<sup>1.</sup> The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

LHF64F12



25

LHF64F12

#### 1.2.6 Reset Operations



Figure 10. AC Waveform for Reset Operations

Reset AC Specifications (V<sub>CC</sub>=2.7V-3.6V, T<sub>A</sub>=-40°C to +85°C)

Symbol	Parameter		Min.	Max.	Unit
t <sub>PLPH</sub>	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t <sub>PLRH</sub>	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t <sub>2VPH</sub>	V <sub>CC</sub> 2.7V to RST# High	1, 3, 5	100		ns
t <sub>VHQV</sub>	V <sub>CC</sub> 2.7V to Output Delay	3		1	ms

NOTES:

1. A reset time, t<sub>PHQV</sub>, is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t<sub>PHQV</sub>.

2. t<sub>PLPH</sub> is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after  $V_{CC}$  has been in predefined range and also has been in stable there.

## 1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance<sup>(3)</sup>

Symbol	Parameter	Notes	Page Buffer Command is	V <sub>PP</sub> =V <sub>PPH1</sub> (In System)		V <sub>PP</sub> =V <sub>PPH2</sub> (In Manufacturing)			Unit	
			Used or not Used	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	
t	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
t <sub>WPB</sub>	Program Time	2	Used		0.03	0.12		0.02	0.06	s
t	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
t <sub>WMB</sub>	Program Time	2	Used		0.24	1.0		0.17	0.5	s
t <sub>WHQV1</sub> /	Word Dragman Time	2	Not Used		11	200		9	185	μs
t <sub>EHQV1</sub>	Word Program Time		Used		7	100		5	90	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	OTP Program Time	2	Not Used		36	400		27	185	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Full Chip Erase Time	2			80	700				s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

 $V_{CC}$ =2.7V-3.6V,  $T_A$ =-40°C to +85°C

NOTES:

1. Typical values measured at V<sub>CC</sub>=3.0V and T<sub>A</sub>=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.



## 2 Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F640BF Series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

#### A-1 RECOMMENDED OPERATING CONDITIONS

#### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

## A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

#### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



rigule A-2. Wavelonn for Onten Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{I\!H}$  (Min.) and  $V_{I\!L}$  (Max.).

## A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



PRELIMINARY



#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



#### NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Fax: (360) 834-8903 http://www.sharpsma.com

#### EUROPE

SHARP Microelectronics Europe Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Fax: (49) 40 2376-2232 http://www.sharpsme.com

#### ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: +81-743-65-1321 Fax: +81-743-65-1532 http://www.sharp.co.jp