National Semiconductor

LH4011/LH4011C Fast Open Loop Buffer

General Description

The LH4011 is a very high speed, FET input, voltage follower/buffer designed to provide high current drive at frequencies from DC to over 150 MHz. The LH4011/LH4011C will provide ± 200 mA into 50Ω loads (± 500 mA peak) at slew rates of 5000 V/µs. In addition, it exhibits excellent phase linearity.

The LH4011 is intended to fulfill a wide range of buffer applications. Due to its high speed it does not degrade the system performance. Its high output current makes it adequate for most loads. Only a single + 10V supply is needed for a 5 Vpp video signal. In addition, the LH4011 can continuously drive 50 Ω coaxial cables.

These devices are constructed using specially selected junction FET's and active laser trimming to achieve guaranteed performance specifications. The LH4011K is specified for operation from -55° C to $+125^{\circ}$ C; whereas, the LH4011CK is specified from -25° C to $+85^{\circ}$ C. LH4011K and LH4011CK are available in a 5W 8-pin TO-3 package.

The LH4011CT is specified for operation from -25°C to $+85^\circ\text{C}$ and is available in an 11-pin TO-220 package.

Connection Diagrams


Features

- Fast
- Wide range single or dual supply operation
- Wide bandwidth
 DC to 160 MHz

 High output drive
 ± 10V with 50Ω load
- Low phase non-linearity <2° ■ Fast rise times <2 ns
- Fast rise times
 High input resistance
- Fight input resistance
 Pin compatible with LH0063

Applications

- High speed line drivers
- Video impedance transformation
- Op amp isolation buffers
- Yoke driver for high resolution CRT
- High impedance input buffer



Top View Note: Case is Electrically Isolated Order Number LH4011K or LH4011CK See NS Package Number K08A





TL/K/9423-19

5000V/us

 $> 10^{10} \Omega$

Top View

Note: Metal Tab is Electrically Isolated Order Number LH4011CT See NS Package Number TA11B

Absolute Maximum Ratings

If Military/Aerospace specified devi please contact the National Semi Office/Distributors for availability and	conductor Sales	Peak Output Current Operating Temperature Range LH4011	± 500 mA 55°C to + 125°C
Supply Voltage (V $^+$ $-$ V $^-$)	40V	LH4011C	-25°C to +85°C
Maximum Power Dissipation (See Curves) 3.2W	Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	175°C	Lead Temperature	
Input Voltage	Equal to Supplies	(Soldering, 10 seconds)	300°C
Continuous Output Current	± 200 mA	ESD	TBD

DC Electrical Characteristics $V_S \pm 15V$, $RS = RL = 50\Omega$, $T_A = 25^{\circ}C$ unless otherwise specified (Note 1)

Symbol	Parameter	Conditions	LH4011			Units (Max
			Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Unless Otherwise Noted)
V _{DS} Output Offset	Output Offset	$ \begin{array}{l} R_{L} = 50\Omega \\ R_{S} < 100 \ \text{k}\Omega \ \text{(Note 4)} \end{array} $	10	25		mV
				100	-	
$\Delta V_{OS} / \Delta T$	Aver. Temp. Coeffic. of Output Offset Voltage	R _S < 100 KΩ T _{MIN} < T _A < T _{MAX}	300			μV/°C
IB Input Bias Current	Input Bias Current	(Note 4)	10	30		nA
				100	1	1174
A _v Voltage Gain	$V_{IN} \pm 10V, R_L = 1 k\Omega$	0.95	0.94		V/V (Min)	
		$R_{S} < 100 k\Omega$	0.35	0.92		••••
A _v	Voltage Gain	$V_{\text{IN}} = \pm 10V, R_{\text{L}} = 50\Omega$ $R_{\text{S}} < 100 \text{ k}\Omega$	0.94	0.92		V/V (Min)
C _{IN}	Input Capacitance	Case Shorted to Output	8			pF
R _{OUT}	Output Impedance	$V_{OUT} = \pm 10V$		4		Ω
Vo	Output Current Swing	$V_{IN} = \pm 10V, R_S < 100 \text{ k}\Omega$	0.25	0.2		Amps (Min)
vo	Output Voltage Swing	$R_L = 50\Omega$	11.4	± 10		V (Min)
Vo	Output Voltage Swing	$V_{S} = \pm 5.0 V, R_{L} = 50 \Omega$	±2.7	± 2.5		V (Min)
IS	Supply Current	$R_L = \infty, V_S = \pm 15V$	60	68		mA
IS	Supply Current	$V_{S} = \pm 5.0V$	50			mA
PD	Power Consumption	$R_L = \infty, V_S = \pm 15V$	1.8			w
PD	Power Consumption	$V_S = \pm 5.0 V$	0.5			w

DC Electrical Characteristics

 $V_S \pm 15V$, RS = RL = 50 Ω , T_A = 25°C unless otherwise specified (Note 1)

Symbol Parameter	Conditions	LH4011C			Units (Max	
		Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Unless Otherwise Noted	
V _{OS}	Output Offset	$T_J = 25^{\circ}C, R_L = 50\Omega$ $R_S < 100 k\Omega$ (Note 4)	10	50		mV
ΔV _{OS} /ΔT	Aver. Temp. Coeffic. of Output Offset Voltage	$R_{S} \le 100 \ k\Omega$ T _{MIN} $\le T_{A} \le T_{MAX}$	300			μV/°C
IB	Input Bias Current	(Note 4)	10	30		nA
Av	Voltage Gain	$V_{IN} = \pm 10V, R_L = 1 k\Omega$ $R_S < 100 k\Omega$	0.95	0.92		V/V (Min)
A _v	Voltage Gain	$\label{eq:VIN} \begin{array}{l} V_{IN}=\pm10V,R_L=50\Omega,T_J=25^\circ C\\ R_S<100\;k\Omega \end{array}$	0.94	0.9		V/V (Min)
CIN	Input Capacitance	Case Shorted to Output	8			pF
ROUT	Output Impedance	$V_{OUT} = \pm 10V$		4		Ω
Vo	Output Current Swing	$V_{IN}=~\pm10V,R_S<100k\Omega$	0.25	0.2		Amps (Min)
Vo	Output Voltage Swing	$R_L = 50\Omega$	11.4	±10		V (Min)
Vo	Output Voltage Swing	$V_{S} = \pm 5.0 V$, $R_{L} = 50 \Omega$	±2.7	± 2.5		V (Min)
Is	Supply Current	$R_L = \infty, V_S = \pm 15V$	60	68		mA
Is	Supply Current	$V_{S} = \pm 5.0 V$	50			mA
PD	Power Consumption	$R_L = \infty, V_S = \pm 15V$	1.8			w
PD	Power Consumption	$V_{\rm S} = \pm 5.0 V$	0.5			w


AC Electrical Characteristics $T_J = 25^{\circ}C, V_S = \pm 15V, R_S = 50\Omega, R_L = 50\Omega$

Symbol Parameter		LH4011C/LH4011			Units (Max	
	Parameter	Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Unless Otherwise Noted)
SR	Slew Rate	$R_L = 50\Omega$, $V_{IN} = 20 V_{PP}$, 20% to 80%	5000			V/µs
BW	Bandwidth	V _{IN} = 1.0 Vrms	160	140		MHz
PBW	Power Bandwidth	$\Delta V_{IN} = 20 V_{PP}$	80	60		MHz (Min)
	Phase Non-Linearity	BW = 1.0 MHz to 50 MHz	2			deg.
	Rise Time	$\Delta V_{IN} = 1 V_{PP}$	1.6			ns
	Propagation Delay	$\Delta V_{IN} = 1 V_{PP}$	1.9			ns
	Harmonic Distortion		<0.1			%

Note 1: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range of LH4011C is -25°C to +85°C, and LH4011 is -55°C to 125°C.

Note 2: Tested limits are guaranteed and 100% production tested.


Note 3: Design limits are guaranteed (but not production tested) over the indicated temperature range. These limits are not used to calculate outgoing quality level. Note 4: Specification is at 25°C junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed value at T_J = 25°C.




4-73

LH4011/LH4011C


Schematic Diagram



Bandwidth Test Circuit



Power Bandwidth Test Circuit



LH4011/LH4011C


Application Hints

Recommended Layout Precautions: RF/video printed circuit board layout rules should be followed when using the LH4011 since it will provide gain to frequencies over 160 MHz. Ground planes are recommended and power supplies should be decoupled at each device with low inductance capacitors. In addition, ground plane shielding may be extended to the metal case of the device since it is electrically isolated from internal circuitry. Alternatively, the case should be connected to the output to minimize input capacitance.

Short Circuit Protection: Short circuit protection may be added by inserting appropriate value resistors between V⁺ and V_C⁺ pins and V⁻ and V_C⁻ pins as illustrated in *Figure 4*. Resistor values may be predicted by:

$$\mathsf{R}_{\mathsf{L}\mathsf{I}\mathsf{M}}\cong\frac{\mathsf{V}^{+}}{\mathsf{I}_{\mathsf{S}\mathsf{C}}}=\frac{\mathsf{V}^{-}}{\mathsf{I}_{\mathsf{S}\mathsf{C}}}$$

The inclusion of limiting resistors in the collectors of the output transistors reduces output voltage swing. Decoupling $V_{\rm C}^{\,+}$ and $V_{\rm C}^{\,-}$ pins with capacitors to ground will retain full output swing for transient pulses.



TL/K/9423-8

FIGURE 4. Using Resistor Current Limiting

Application Hints (Continued)

Capacitive Loading: The LH4011 is designed to drive capacitive loads such as coaxial cables in excess of several thousand picofarads without susceptibility to oscillation. However, peak current resulting from (C \times dV/dt), should be limited below absolute maximum peak current ratings for the devices.

$$\left(\frac{\Delta V_{IN}}{\Delta t}\right) \times C_{L} \le I_{OUT} \le \pm 500 \text{ mA}$$

In addition, power dissipation resulting from driving capacitive loads plus standby power should be kept below the package power rating.

$$\begin{array}{l} \mathsf{P}_{diss} \geq \mathsf{P}_{DC} + \mathsf{P}_{AC} \\ \mathsf{pkg.} \end{array}$$
$$\begin{array}{l} \mathsf{P}_{diss} \geq (\mathsf{V}^+ - \mathsf{V}^-) \times \mathsf{I}_S + \mathsf{P}_{AC} \\ \mathsf{pkg.} \end{array}$$
$$\begin{array}{l} \mathsf{P}_{AC} = (\mathsf{V}_{p\cdot p})^2 \times \mathsf{f} \times \mathsf{C}_L \\ \mathsf{V}_{p\cdot p} = \mathsf{Peak-to-peak output voltage swing} \end{array}$$

where

f = frequency

C_L = Load Capacitance


Typical Applications

Operation Within an Op Amp Loop: The device may be used as a current booster or isolation buffer within a closed loop with op amps such as LH0032, LM6161, or LM118. An isolation resistor of 47 Ω should be used between the op amp output and the input of LH4011. The wide bandwidth and high slew rate of the LH4011 assures that the loop has the characteristics of the op amp and that additional compensation is not required.

Hardware: In order to utilize the full drive capabilities of both devices, each should be mounted with a heat sink particularly for extended temperature operation. The cases of both are isolated from the circuit and may be connected to system chassis.

ATTENTION!

Power supply bypassing is necessary to prevent oscillation in all circuits. Low inductance ceramic disc capacitance with the shortest practical lead lengths must be connected from each supply lead (within $\frac{1}{4}$ to $\frac{1}{2}$ " of the device package) to a ground plane. Capacitors should be two 0.1 μ F ceramic and one 4.7 μ F solid tantalum capacitors in parallel on each supply lead.



1W CW Final Amplifier

