# LH52256CH-85LL

# 256K SRAM

(Model No.: LH525CL2)

Spec No.: EL095124

Issue Date: June 3, 1997



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - · Office electronics
    - · Instrumentation and measuring equipment
    - · Machine tools
    - · Audiovisual equipment
    - · Home appliances
    - · Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail sale operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - · Mainframe computers
    - · Traffic control systems
    - · Gas leak detectors and automatic cutoff devices
    - $\cdot$  Rescue and security equipment
    - $\boldsymbol{\cdot}$  Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - · Aerospace equipment
    - · Communications equipment for trunk lines
    - · Control equipment for the nuclear power industry
    - · Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



#### 1. Description

The LH52256CH-85LL  $\,$  is a static RAM organized as  $\,$  32, 768  $\times$ 8 bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

#### Features

OAccess Time	 8 5 n s (Max. )
Operating current	 4 0 m A (Max.)
	 10 mA (Max. trc. twc=1 $\mu$ s)
OStandby current	 40 $\mu$ A (Max.)
OData retention current	 1.0 $\mu$ A (Max. $V_{CCDR} = 3 \text{ V}, Ta = 25 \text{ C}$ )
○Wide operating voltage range	 4.5 V to 5.5 V
Operating temperature	 -40℃ to +85℃
OFully static operation	

- $\bigcirc$ Three-state output
- ONot designed or rated as radiation hardened
- $\bigcirc$  2 8 pin DIP ( DIP 2 8 P 6 0 0 ) plastic package
- ON-type bulk silicon

#### 2. Pin Configuration

	_		 		
A 14		10	28	$\vdash$	V cc
A 12	=	2	27		WE
A 7	ᅥ	3	26		A 13
A 6	ᆸ	4	25		A 8
A 5	$\Box$	5	24	Þ	A 9
A 4	$\exists$	6	23	Þ	AII
Аз		7	22		ΟE
A 2		8	21	口	A 10
<b>A</b> 1		9	20		CE
Αo		10	19	$\vdash$	I/O 8
I/0 ı		11	18		I/O 7
I/O 2		12	17		I/O 6
I/O 3	$\Box$	13	16		I/O 5
GND		14	15	$\vdash$	I/O4
				i	

(Top View)


Pin Name	Function
A 0 to A 14	Address inputs
CE	Chip enable
WE	Write enable
ŌE	Output enable
I/O1to I/O8	Data inputs/outputs
Vcc	Power supply
GND	Ground




#### 3. Truth Table

CE	WE	ΘE	Mode	I /O 1 to I /O 8	Supply current
Н	*	*	Standby	High impedance	Standby (IsB)
L	Н	L	Read	Data output	Active (I cc)
L	Н	Н	Output disable	High impedance	Active (Icc)
L	L	*	Write	Data Input	Active (Icc)

(\*=Don't Care, L=Low, H=High)







#### 5. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage (*1)	Vcc	-0.5 to $+7.0$	V
Input voltage (*1)	VIN	-0.5 (*2) to Vcc+0.5	V
Operating temperature	Topr	-40 to +85	r
Storage temperature	Tstg	-65 to +150	r

Note) \*1. The maximum applicable voltage on any pin with respect to GND.

\*2. Undershoot of -3. OV is allowed width of pluse bellow 50ns.

#### 6. Recommended DC Operating Conditions

(Ta=-40% to+85%)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage	Vін	2.2		Vcc+0.5	V
	VIL	-0.5 (*3)		0.8	V

Note) \*3. Undershoot of -3. OV is allowed width of pluse below 50ns.

#### 7. DC Electrical Characteristics

 $(T_a = -4 \ 0 \ C \ to +8 \ 5 \ C, V_{cc} = 4.5 \ V \ to 5.5 \ V)$ 

		(1a - 4 0 C to 1	J U O, 100			<u> </u>
Parameter	Symbol	Conditions	Min.	Typ. (*4)	Max.	Unit
Input leakage	ILI	V <sub>IN</sub> =OV to Vcc				
current			-1.0		1.0	μΑ
Output leakage	ILO	CE =ViH or OE =ViH				
current		V <sub>1/0</sub> =OV to Vcc	-1.0		1.0	μΑ
Operating	Icc	Minimum cycle				
supply		VIN =VIL Or VIH, II/O =OmA, CE =VIL		2 5	4 0	m A
current	Icci	$t_{RC}$ , $t_{RC} = 1 \mu s$				
		VIN =VIL Or VIH, II/O =OmA, CE =VIL			1 0	m A
Standby	IsB	<u>CE</u> ≥V <sub>cc</sub> − 0. 2V		0.6	4 0	μΑ
current	Isaı	CE =V <sub>IH</sub>			3	m A
Output	VoL	Iol= 2.1mA			0.4	V
voltage	Vон	I <sub>OH</sub> =-1.OmA	2.4			V

Note) \*4. Typical values at Vcc=5.0V, Ta=25 $^{\circ}$ C.

### SHARP

#### 8. AC Electrical Characteristics

#### AC Test Conditions

Input pulse level	0.6 V to 2.4 V
Input rise and fall time	1 0 n s
Input and Output timing Ref. level	1.5 V
Output load	1TTL+C <sub>L</sub> (100pF) (*5)

Note) \*5. Including scope and jig capacitance.

#### Read cycle

 $(Ta\!=\!-4~0~\mbox{\ensuremath{\raisebox{.3ex}{$\cal C$}}}$  to  $+8~5~\mbox{\ensuremath{\raisebox{.3ex}{$\cal C$}}}$  ,Vcc=  $4.5~\mbox{\ensuremath{$\cal V$}}$  to  $5.5~\mbox{\ensuremath{$\cal V$}}$  )

Parameter	Symbol	Min.	Max.	Unit
Read cycle time	t RC	8 5		ns
Address access time	t a a		8 5	ns
CE access time	tace		8 5	ns
Output enable to output valid	toe		3 5	ns
Output hold from address change	tон	1 0		ns
CE Low to output active	tız	1 0		ns
OE Low to output active	tolz	5		ns
CE High to output in High impedance	tнz	0 .	3 0	ns
OE High to output in High impedance	tонz	0	3 0	ns

**\*** 6 **\*** 6

**\*** 6

**\*** 6

#### Write cycle

 $(Ta = -4.0 \, \text{°C} \text{ to } + 8.5 \, \text{°C}, Vcc = 4.5 \, \text{V} \text{ to } 5.5 \, \text{V})$ 

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	t wc	8 5		ns	
CE Low to end of write	t cw	5 5		ns	
Address valid to end of write	taw	5 5		ns	
Address setup time	tas	0		ns	
Write pluse width	t wp	4 0		ns	
Write recovery time	twr	0		ns	
Input data setup time	tow	3 0		ns	
Input data hold time	t DH	0		ns	
WE High to output active	tow	5		ns	] *
WE Low to output in High impedance	t wz	0	3 0	ns	*
OE High to output in High impedance	tонz	0	3 0	ns	*

Note)  $\star$  6. Active output to High impedance and High impedance to output active tests specified for a  $\pm 200 \mathrm{mV}$  transition from steady state levels into the test load.

## **SHARP**

#### 9. Data Retention Characteristics

 $(Ta=-4~0~\mbox{\ensuremath{\mbox{$^\circ$}}}\ to~+8~5~\mbox{\ensuremath{\mbox{$^\circ$}}}\ )$ 

Paramenter	Symbol	Conditions		Min.	Typ. (*7)	Max.	Unit
Data Retention supply voltage	Vccdr	$\overline{CE} \ge V_{CCDR} - 0.2 V$		2.0		5.5	V
Data Retention supply current	Iccdr	· · · · · ·	$\Gamma a = 2 5 \mathbb{C}$ $\Gamma a = 7 0 \mathbb{C}$ $(*5)$		0.3	1.0 1.5 2.0	μ A μ A μ A
Chip enable setup time	tcDR			0			n s
Chip enable hold time	t R			(*8) t rc			n s

Note) \* 7. Typical values at Ta=25 $^{\circ}$ C

★ 8. Read Cycle

#### 10. Pin Capacitance

(Ta=25°C, f=1MHz)


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Input capacitance	CIN	$V_{IN} = 0 V$			7	рF	<b>*</b> 9
I/O capacitance	C1/0	$V_{1/0} = 0 V$			1 0	рF	<b>*</b> 9

Note) \*9. This parameter is sampled and not production tested.




#### 11. Timing Chart

Read cycle timing chart— (\*10)




Note) \*10. WE is high for Read cycle.

Write cycle timing chart -  $\overline{\text{(OE)}}$  Controlled)



SHARP

Write cycle timing chart— (OE Low fixed)




- Note) \* 11. A write occurs during the overlap of a low CE, and a low WE,

  A write begins at the latest transition among CE going low, and WE going low.

  A write ends at the earliest transition among CE going high, and WE going high.

  two is measured from the beginning of write to the end of write.
  - \* 12. tow is measured from the later of  $\overline{\text{CE}}$  going low to the end of write.
  - \* 13. tas is measured from the address valid to the beginning of write.
  - \* 14.  $t_{\text{RR}}$  is measured from the end of write to the address change.
  - \* 15. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
  - \* 16. If  $\overline{\text{CE}}$  goes low simultaneously with  $\overline{\text{WE}}$  going low or after  $\overline{\text{WE}}$  going low, the outputs remain in high impedance state.
  - \* 17. If  $\overline{\text{CE}}$  goes high simultaneously with  $\overline{\text{WE}}$  going high or before  $\overline{\text{WE}}$  going high, the outputs remain in high impedance state.







#### 12 Package and packing specification

1. Package Outline Specification

Refer to drawing No. AA 8 5 2


#### 2. Markings

2-1. Marking contents

(1) Product name : LH52256CH-85LL

(2) Company name : SHARP

(3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

#### 2-2. Marking layout

Refer to drawing No. AA852

(This layout does not define the dimensions of marking character and marking position.)

#### 3. Packing Specification

#### 3-1. Packing materials

Material Name	Material Specification	Purpose		
Magazine	Anti-static treated plastic (15devices/magazine)	Packing of device		
Stopper	Plastic or rubber	Fixing of device		
Label	Paper	Indication of product name, quantity and date of manufacture.		
Inner case	Cardboard (600devices/cace)	Fixing of magazine		
Outer case	Cardboard	Outer packing of magazine		

(Devices shall be inserted into a magazine (sleeve) in the same direction.)

3-2. Outline dimension of magazine (sleeve)

Refer to attached drawing

#### 4. Precaution For Unpacking

- (1) Unpacking should be done on the stand as well as human body treated with anti-ESD.
- (2) Anti-ESD treatment is given to a magazine. Use the equivalent magazine, if it is changed to another one.
- (3) Be sure to fix two stoppers to both ends of a magazine when storage to prevent the devices from slipping.




5. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1 . Soldering conditions (The following conditions are valid only for one time soldering.)


Mounting Method	Temperature and Duration	Measurement Point
Solder dipping	245°C or less, duration of less than 3 seconds/dip, total of 5 seconds.  (Only the appropriate parts of leads for soldering are immersed in the surface of a jet stream solder bath. During soldering, the solder stream must not come into direct contact with the plastic body of package.)	Solder bath.
Manual soldering (soldering iron)	260°C or less, duration of less than 10 seconds. (Only the appropriate parts of leads for soldering are soldered with a soldering iron. During soldering, the soldering iron must not come into direct contact with the plastic body of package.)	IC outer lead surface.





名称		リード仕上	TIN-LEAD	備考	プラスチックパッケージ外形寸法は、バリを含まないものとする。
NAME DIP28-P	-600 L	EAD FINISH	PLATING	NOTE	Plastic body dimensions do not include burr
•		単位			of resin.
DRAWING NO.	AA852	UNIT	mm		





Static SRAM RAM Random Access Memory LH52256CH-85LL 256K (32Kx8) (85 ns) (DIP)

#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



#### **NORTH AMERICA**

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Fax: (360) 834-8903 http://www.sharpsma.com

#### EUROPE

SHARP Microelectronics Europe Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Fax: (49) 40 2376-2232 http://www.sharpsme.com

#### ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: +81-743-65-1321 Fax: +81-743-65-1532 http://www.sharp.co.jp