

# LM10010 VID Voltage Programmer for Point of Load Regulator

Check for Samples: LM10010

### **FEATURES**

- Output current accuracy (-40°C to +125°C)
- Input voltage range: 3V to 5.5V
- 6-bit current DAC that connects directly to the feedback node of an external regulator to provide output voltage control
- Precision enable to support custom UVLO
- LLP-10 3 mm x 3 mm footprint, 0.5 mm pitch
- Compatible with the TMS320C66XX DSP Smart Reflex Technology

### **APPLICATIONS**

- Broadband, networking, and wireless communications
- Notebook and palmtop computers, PDAs
- Portable instruments
- Battery-powered equipment
- Powering digital loads with a 6-bit, 4 pin VID interface

### **DESCRIPTION**

The LM10010 is a precision, digitally programmed device used to control the output voltage of a DC/DC converter. The LM10010 outputs a DC current inversely proportional to a 6-bit input word. This current DAC output connects to the feedback pin of a regulator in order to adjust its output voltage to a desired range and resolution set by the user. As the 6-bit word counts up, the output voltage is adjusted higher based on the setting of the feedback resistors in the converter.


The LM10010 is designed to program point of load regulators with adjustable resistor feedback networks for VID (Voltage Identification).

STA .

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **Typical Application Circuit**



## **Connection Diagram**




Figure 1. Top View LLP-10 3mm x 3mm 0.5mm pitch



#### **Pin Functions**

### **Pin Descriptions**

Pin No.	Name	Description					
1	GND	Ground.					
2	IDAC_OUT	Output current DAC that connects to the feedback node of the regulator.					
3	VDD	Positive supply input.					
4	EN	Precision enable input.					
5	NC	No Connect.					
6	NC	No Connect.					
7	VIDA	VID digital input: Bit 0 when VIDS transitions low; Bit 3 when VID transitions high.					
8	VIDB	VID digital input: Bit 1 when VIDS transitions low; Bit 4 when VID transitions high.					
9	VIDC	VID digital input: Bit 2 when VIDS transitions low; Bit 5 when VID transitions high.					
10	VIDS	VID select line: Transition low selects lower 3 bits, Transition high selects upper 3 bits.					
DAP	DAP	Die Attach Pad. Not electrically connected to device, connect to system ground plane for reduced thermal resistance.					



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **Absolute Maximum Ratings** (1)

VDD, EN, IDAC_OUT	-0.3V to 6V
VIDA, VIDB, VIDC, VIDS	-0.3V to 6V
ESD Rating <sup>(2)</sup> Human Body Model	2 kV
Storage Temperature	-65°C to +150°C
Junction Temperature	+150°C

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and conditions, see the Electrical Characteristics.

## **Operating Ratings**

VDD	3.0V to 5.5V
IDAC_OUT	-0.3V to VDD-1.75V
VIDA, VIDB, VIDC, VIDS	-0.3V to 5.5V
EN	-0.3V to 5.5V
Junction Temperature	−40°C to +125°C
Ambient Temperature	−40°C to +125°C
LLP-10 Thermal Resistance (θ <sub>JA</sub> )	40°C/W

(1) Junction to ambient thermal resistance is highly application and board layout dependent. Specified thermal resistance values for the package specified is based on a 4-layer, 4"x3", 2/1/1/2 oz. Cu board as per JEDEC standards is used.

<sup>(2)</sup> The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.



### **Electrical Characteristics**

Limits in standard type are for  $T_J = 25^{\circ}\text{C}$  only. Limits appearing in **boldface** type apply over the full operating junction temperature range (-40°C <  $T_J$  < +125°C). Unless otherwise noted, specifications apply to the Typical Application Circuit. See

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Supply, UVLO,	and Enable					
ΙQ	Quiescent current	VDD=5.0V, V <sub>EN</sub> =2.0V		250	280	μΑ
		VDD=5.0V, V <sub>EN</sub> =2.0V, I <sub>FS</sub>		340		μΑ
		VDD=5.0V, V <sub>EN</sub> =0.0V		45	70	μΑ
UVLO	Under voltage rising threshold			2.65	2.95	V
	Under voltage falling threshold		2.2	2.45		V
	Hysteresis		100	200	300	mV
V <sub>EN</sub>	Enable rising threshold		1.20	1.34	1.45	V
	Enable hysteresis		50	100	180	mV
I <sub>EN</sub>	Enable pullup current			2		μA
IDAC			•		'	
ACC	Accuracy	Measured at full scale	2		-2	%
LSB	DAC step size	I <sub>FS</sub> /(2 <sup>6</sup> -1)		940		nA
Default	Output code	At startup		46d		Code
	Output current	At startup		16		μA
I <sub>FS</sub>	Full-scale output current	VID[5:0] = 000000b		59.2		μA
INL	Integral non-linearity		-1	0.15	1	LSB
DNL	Differential non-linearity		-0.25	0.06	0.25	LSB
Offset	Offset current	VID[5:0] = 111111b		60		nA
V <sub>OUT_MAX</sub>	Output compliance	VDD-V <sub>IDAC_OUT</sub> , VDD=3V		1.3	1.75	V
VID Logic Inpu	ts <sup>(2)</sup>		•		'	
$V_{IL}$	Input voltage low				0.4	V
V <sub>IH</sub>	Input voltage high		1.1			V
I <sub>IL</sub>	Input current low		-5			μΑ
I <sub>IH</sub>	Input current high				5	μA
t <sub>DEGLITCH</sub>	Input deglitch time			3.4		μs
t <sub>1</sub>	VIDS delay time to VID latch	VIDS rising edge	1			μs
t <sub>2</sub>	Input hold time VIDA, VIDB, VIDC valid	VIDS edge	20			μs
t <sub>3</sub>	VIDS delay time to VID latch	VIDS falling edge	1			μs
t <sub>4</sub>	Input hold time VIDA, VIDB, VIDC valid	VIDS edge	20			μs
t <sub>5</sub>	Delay to beginning of IDAC_OUT transition	Measured from VIDS rising edge		10	17	μs
t <sub>6</sub>	IDAC_OUT transition time	Time constant for exponential rise		40		μs

<sup>(1)</sup> All limits are guaranteed. All electrical characteristics having room temperature limits are tested during production at T<sub>A</sub> = 25°C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

<sup>(2)</sup> For VID timing, see Figure 2



# **Timing Diagram**






Figure 2. Timing Diagram for LM10010 Communications





## **Typical Performance Characteristics**


Unless otherwise specified, the following conditions apply:  $T_J = 25$ °C, VDD = 5V. All graphs show junction temperature.




















## **Typical Performance Characteristics (continued)**

Unless otherwise specified, the following conditions apply:  $T_J = 25$ °C, VDD = 5V. All graphs show junction temperature.











#### **Block Diagram**




Figure 3. LM10010 Block Diagram

### **Functional Description**

#### **GENERAL**

The LM10010 is a precision current DAC used for controlling any point of load regulator with an adjustable resistor feedback network. Four communication lines are used to write to a 6-bit IDAC value. The output of the IDAC is used to send current to the feedback node of a regulator, adjusting the output voltage. With this method, it is possible to precisely control the output voltage of the regulator.

An enable pin (EN) is provided to allow for a reduced quiescent current when not in use. Also, the VDD line is monitored so that an under-voltage event will shut down the device.

The device is available in a 10-pad No-Pullback Leadless Leadframe Package (LLP-10). The LM10010 can be used in numerous applications with regulators from 3.0V to 5.5V supplies. A block diagram of the LM10010 is shown in Figure 3 above.



#### THEORY OF OPERATION

The LM10010 can be thought of as a D/A converter, converting the VID communication to analog outputs. In this device, the output is a current DAC (IDAC\_OUT), which is connected to the feedback node of a slave regulator. Therefore, all VID data words are decoded into a 6-bit current DAC output. The impedance of the feedback node at DC appears as the top feedback resistor. This is because the control loop of the slave regulator effectively maintains a constant current/voltage across the bottom feedback resistor, and creates low impedance at the VOUT node. Therefore, as more current is sourced into the feedback node, the more the output voltage is reduced. See Figure 4.




Figure 4. Output voltage is controlled via current injection into the feedback node

### **CURRENT DAC**

The LM10010 current DAC is based on a low voltage bandgap reference setting a current through a precision adjustable resistor. This bandgap is trimmed for precision and gives excellent performance over temperature. The output current has a maximum full-scale range of 59.2 µA and is adjustable with the 6-bit VID word. This allows for 64 settings, with a resolution of 940 nA. The current DAC also has a slew limit to prevent abrupt changes in the output. As the VID data lines are set for the output voltage for the regulator, deglitch filters provide a small delay and the output current rises with a 1-e<sup>-t</sup> function that can be identified by a time constant.

#### **VID PROGRAMMING**

Four pins are used to communicate with the LM10010. VIDC, VIDB, and VIDA are data lines, while VIDS is a latching strobe that programs in the LM10010 data. As shown in the Timing Diagram in Figure 1, the falling edge of VIDS latches in the data from VIDC, VIDB, and VIDA as the lower three LSB of the IDAC value. After a minimum hold time, the rising edge of VIDS latches in the data from VIDC, VIDB, and VIDA as the upper three LSB of the IDAC value. Internally, a delay on VIDS allows for the setting of all VID lines simultaneously.

The VID data word is set so that the lowest output current is seen at the highest VID data word (59.2  $\mu$ A at a code of 0d). Conversely, the lowest current is seen at the highest VID data word (0  $\mu$ A at 63d). During VID operation with the regulator, this will translate to the lowest output voltage with the lowest VID word, and the highest output voltage with the highest VID word. The communications pins can be used with a low voltage microcontroller, with a maximum V<sub>II</sub> of 0.4V and a minimum V<sub>IH</sub> of 1.1V.

Upon startup, the IDAC is set at a code of 46d, which translates to approximately 16  $\mu$ A. This default startup value is trimmed at final test. For applications with a different default output current at startup, please contact National Semiconductor.

#### **DEGLITCH TIME**

The four digital input pins all have deglitch filters which prevent transient noise from affecting the operation of the LM10010. These filters will also impart a small delay to the digital signal. On the VIDS latching signal, there is an additional delay. As mentioned previously, this allows for the VID data lines and the VIDS strobe to be set simultaneously without the need for setup time.



#### **ENABLE PIN AND UVLO**

The enable (EN) pin allows the output of the device to be enabled or disabled with an external control signal. This pin is a precision analog input that enables the device when the voltage exceeds 1.34V (typical). The EN pin has 100 mV of hysteresis and will disable the output when the enable voltage falls below 1.24V (typical). If EN is not used, it can be left open, and will be pulled high by an internal 2  $\mu$ A current source. Since the enable pin has a precise turn-on threshold it can be used along with an external resistor divider network from VIN to configure the device to turn-on at a precise input voltage.

The LM10010 has a built-in under-voltage lockout (UVLO) protection circuit that keeps the device from operating until the input voltage reaches 2.65V (typical). The UVLO threshold has 200 mV of hysteresis that keeps the device from responding to power-on glitches during startup. Note that the enable and the UVLO are functionally the same as a reset. Bringing the device back from a low enable setting or from a VDD under-voltage event will reset the device back to its startup default setting.

### **Application Information**

#### **DESIGN EXAMPLE**

In this example, an LM21215A-1 is used as the buck regulator to provide CVDD to the TMS320C6670 or TMS320C6678 from 0.7V to 1.1V and an output current of up to 15A. The LM10010 in conjunction with VID control from the DSP, provides control of the output voltage within this range with 6 bits of resolution. For this example, the 400 mV of voltage range translates to a 6.4 mV resolution in the control of the regulator output voltage. In this calculation, 1% resistor values are used. A schematic for this example is shown in the circuit of Figure 5.




Figure 5. Typical Application Circuit

### SETTING THE V<sub>OUT</sub> RANGE AND LSB

Looking at the Typical Application Circuit in Figure 4, the following equation defines  $V_{OUT}$  of a given regulator (valid for  $V_{OUT} > V_{FB}$ ):



$$V_{OUT} = V_{FB} \cdot \left(1 + \frac{R_{FB1}}{R_{FB2}}\right) - I_{DAC\_OUT} \cdot R_{FB1}$$

Here, the output voltage is a function of the resistor divider from  $R_{FB1}$  and  $R_{FB2}$ . Additionally, there is a current supplied by the LM10010 that helps drive the feedback resistor  $R_{FB2}$ , thus lowering the necessary current supplied through  $R_{FB1}$ , and lowering  $V_{OUT}$ .

The change in the output voltage can be analyzed based on the resolution of the current DAC from the LM10010 compared to the desired resolution of the output swing of the regulator.  $R_{FB1}$  is designed to provide the desired LSB for  $V_{OUT}$  with the equation:

$$V_{OUT,LSB} = I_{DAC\_OUT,LSB} \cdot R_{FB1}$$

Based on the desired default  $V_{OUT}$  (with IDAC\_OUT = 0  $\mu$ A),  $R_{EB2}$  can be solved from Eq. 1 above.

#### **EXAMPLE SOLUTION**

Assuming a 400 mV output range, 64 VID codes, and an IDAC LSB of 0.940  $\mu$ A, it is desired to have a V<sub>OUT</sub> with an LSB of 6.4 mV and a default value of 1.1V using an LM21215A-1 regulator:

$$6.4 \, \text{mV} = 0.940 \, \mu A \cdot R_{FB1}$$

$$R_{FB1} = 6.8 \, k\Omega$$

1.103
$$V = 0.6V \cdot \left(1 + \frac{6.8 k\Omega}{R_{FB2}}\right) - 0V$$

$$R_{FB2}$$
= 8.1 k $\Omega$ 

Using 1% resistor values,  $R_{FB1}$  can be set to 6.81  $k\Omega$  and  $R_{FB2}$  can be set to 8.06  $k\Omega$ . This will yield a regulator output range of 0.704V to 1.107V. At startup, the code of the LM10010 will be 46d (101110b) and will output a 15.97  $\mu A$ . This will give an output voltage of approximately 1.0V (0.998V) when power is applied and both the LM10010 and the LM21215A-1 come out of UVLO. Of course, values calculated here will be dependent on the accuracy of the regulator, the LM10010 IDAC, and the resistor values used in the circuit.

Table 1 shows the codes and some of the resultant values of the IDAC current and the corresponding regulator output voltage for the previous example.

Table 1. VID Codes with IDAC Current and Regulator Voltage for the Example

VID Code	IDAC Current (μA)	Regulator Voltage (V)		
000000b	59.20	0.7038		
000001b	58.26	0.7102		



Table 1. VID Codes with IDAC Current and Regulator Voltage for the Example (continued)

000010b	57.32	0.7166
000011b	56.38	0.7230
111100b	2.82	1.0878
111101b	1.88	1.0941
111110b	0.94	1.1005
111111b	0.00	1.1069

#### PC BOARD GUIDELINES

The following guidelines should be followed when designing the PC board for the LM10010:

- Place the LM10010 close to the regulator feedback pin to minimize the FB trace length.
- Place a small capacitor,  $C_{VDD}$ , (1 nF) directly adjacent to the VDD and GND pins of the LM10010 to help minimize transients which may occur on the input supply line.
- The high current path from the board's input to the load and the return path should be parallel and close to each other to minimize loop inductance.
- The ground connections for the various components around the LM10010 should be connected directly to each other, and to the LM10010's GND pins, and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high current ground line.
- For additional information about the operation of the regulator, please consult the respective datasheet and application notes on the repective evaluation boards.



### PACKAGE OPTION ADDENDUM

24-.lan-2013

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LM10010SD/NOPB	ACTIVE	SON	DSC	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L254B	Samples
LM10010SDX/NOPB	ACTIVE	SON	DSC	10	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L254B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>&</sup>lt;sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Nov-2012

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM10010SD/NOPB	SON	DSC	10	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM10010SDX/NOPB	SON	DSC	10	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

www.ti.com 17-Nov-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM10010SD/NOPB	SON	DSC	10	1000	203.0	190.0	41.0
LM10010SDX/NOPB	SON	DSC	10	4500	349.0	337.0	45.0



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>