www.ti.com

SNOSAH8F-FEBRUARY 2005-REVISED FEBRUARY 2011

## LOW POWER LOW OFFSET VOLTAGE QUAD COMPARATORS

Check for Samples: LM139AQML, LM139QML

### **FEATURES**

- Available With Radiation Guarantee
  - Total Ionizing Dose 100 krad(Si)
  - ELDRS Free 100 krad(Si)
- Wide Supply Voltage Range
- LM139/139A Series 2 to 36 V<sub>DC</sub> or ±1 to ±18 V<sub>DC</sub>
- Very Low Supply Current Drain (0.8 mA) Independent of Supply Voltage
- Low Input Biasing Current: 25 nA
- Low Input Offset Current: ±5 nA
- Offset Voltage: ±1 mV
- Input Common-mode Voltage Range Includes
   CND

- Differential Input Voltage Range Equal to the Power Supply Voltage
- Low Output Saturation Voltage: 250 mV at 4 mΔ
- Output Voltage Compatible with TTL, DTL, ECL, MOS and CMOS Logic Systems

### **ADVANTAGES**

- High Precision Comparators
- Reduced V<sub>OS</sub> Drift Over Temperature
- Eliminates Need for Dual Supplies
- Allows Sensing Near GND
- Compatible with all Forms of Logic
- Power Drain Suitable for Battery Operation

### DESCRIPTION


The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic— where the low power drain of the LM139/LM139A is a distinct advantage over standard comparators.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### **Connection Diagrams**



Dual-In-Line Package See Package Number J(R-GDIP-14)



See Package Number NAD0014B, NAC0014A



See Package Number NAJ002A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

### Absolute Maximum Ratings<sup>(1)</sup>

			LM139 / LM139A
Supply Voltage,	V <sup>+</sup>		36 V <sub>DC</sub> or ±18 V <sub>DC</sub>
Differential Inpu	t Voltage <sup>(2)</sup>		36 V <sub>DC</sub>
Input Voltage			-0.3 V <sub>DC</sub> to +36 V <sub>DC</sub>
Input Current (V	$I_{\rm IN} < -0.3 \ V_{\rm DC})^{(3)}$		50 mA
Power Dissipation	on <sup>(4)(5)</sup>		
LCCC			1250 mW
CDIP			1200 mW
CLGA (NAD)			680 mW
CLGA (NAC)			680 mW
Sink Current (ap	prox) <sup>(6)</sup>		20mA
Output Short-Ci	rcuit to GND <sup>(7)</sup>		Continuous
Storage Temper	rature Range		-65°C ≤ T <sub>A</sub> ≤ +150°C
Maximum Junct	ion Temperature	+150°C	
Lead Temperature (Soldering, 10 seconds)		300°C	
Operating Temp	erature Range		-55°C ≤ T <sub>A</sub> ≤ +125°C
Thermal		LCCC (Still Air)	100°C/W
Resistance		LCCC (500LF / Min Air flow)	73°C/W
		CDIP (Still Air)	103°C/W
	۵	CDIP (500LF / Min Air flow)	65°C/W
	$\theta_{JA}$	CLGA (NAD) (Still Air)	183°C/W
		CLGA (NAD) (500LF / Min Air flow)	120°C/W
		CLGA (NAC) (Still Air)	183°C/W
		CLGA (NAC) (500LF / Min Air flow)	120°C/W
		LCCC	28°C/W
	۵	CDIP	23°C/W
	$\theta_{JC}$	CLGA (NAD)	23°C/W
		CLGA (NAC)	23°C/W
Package Weigh	t LCCC		470mg
(typical)	CDIP		2,190mg
	CLGA (NAI	D)	460mg
	CLGA (NA	C)	410mg
ESD rating <sup>(8)</sup>			600V

- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guaranteed specific performance limits. For guaranteed specifications and test conditions, see, the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than −0.3 V<sub>DC</sub> (or 0.3 V<sub>DC</sub>below the magnitude of the negative power supply, if used) (at 25°C).
- This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V<sup>+</sup> voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 V<sub>DC</sub> (at 25°)C.
- The low bias dissipation and the ON-OFF characteristics of the outputs keeps the chip dissipation very small (P<sub>D</sub> ≤ 100mW), provided the output transistors are allowed to saturate.
- The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub> (maximum junction temperature),  $\theta_{JA}$  (Package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>Dmax</sub> = (T<sub>Jmax</sub> — T<sub>A</sub>) / θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, whichever is lower.
- Short circuits from the output to V<sup>+</sup> can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of V+.

Product Folder Links: LM139AQML LM139QML

Human Body model, 1.5 KΩ in series with 100 pF



### **Recommended Operating Conditions**

Supply Voltage	5.0 $V_{DC}$ to +30 $V_{DC}$
Ambient Operating Temperature Range	-55°C ≤ T <sub>A</sub> ≤ +125°C

### **Quality Conformance Inspection**

Mil-Std-883, Method 5005 — Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

### LM133 883 Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified. +V = 5V,  $V_{CM} = 0V$ 

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>CC</sub>	Supply Current	R <sub>L</sub> = Infinity			2.0	mA	1, 2, 3
	Supply Current	$+V = 30V$ , $R_L = Infinity$			2.0	mA	1, 2, 3
V <sub>IO</sub>	Input Offset Voltage	+V = 30V		-5.0	5.0	mV	1
				-9.0	9.0	mA mV mV mV mV mV dB dB nA nA nA nA pA mA	2, 3
		$+V = 30V, V_{CM} = 28.5V$		-5.0	5.0		1
		+V = 30V, V <sub>CM</sub> = 28.0V		-9.0	9.0	mV	2, 3
				-5.0	5.0	mV	1
				-9.0	9.0	mV	2, 3
CMRR	Common Mode Rejection Ratio	+V = 30V, V <sub>CM</sub> = 0V to 28.5V		60		dB	1
PSRR	Power Supply Rejection Ratio	+V = 5V to 30V		60		dB	1
± I <sub>Bias</sub>	Input Bias Current	V <sub>O</sub> = 1.5V	See <sup>(1)</sup>	-100	-1.0	nA	1
			See <sup>(1)</sup>	-300	-1.0	mA mV mV mV mV mV mV dB dB nA nA nA nA nA mV	2, 3
I <sub>IO</sub>	Input Offset Current	V <sub>O</sub> = 1.5V		-25	25	nA	1
				-100	100	mA mA mV mV mV mV mV dB dB nA nA nA nA nA	2, 3
I <sub>CEX</sub>	Output Leakage Current	+V = 30V, V <sub>O</sub> = 30V			1.0	μA	1, 2, 3
I <sub>Sink</sub>	Output Sink Current	V <sub>O</sub> = 1.5V		6.0		mA	1
V <sub>Sat</sub>	Saturation Voltage	I <sub>Sink</sub> = 4mA		400	mV	1	
					700	mV	2, 3
A <sub>V</sub>	Voltage Gain	+V = 15V, R <sub>L</sub> ≥ $15ΩK$ , V <sub>I</sub> = $1V$ to $11V$		50		V/mV	1

<sup>(1)</sup> The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.



### LM133 883 Electrical Characteristics DC Parameters (continued)

The following conditions apply, unless otherwise specified. +V = 5V,  $V_{CM} = 0V$ 

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>CM</sub>	Common Mode Voltage Range	+V = 30V	See <sup>(2)</sup>	0	V <sup>+</sup> - (1.5)	V	1
			See <sup>(2)</sup>	0	V <sup>+</sup> - (2.0)	V	2, 3
$V_{Diff}$	Differential Input Voltage	+V = 30V, -V = 0V, +V <sub>I</sub> = 36V, -V <sub>I</sub> = 0V	See <sup>(3)</sup>		500	nA	1, 2, 3
		+V = 30V, -V = 0V, +V <sub>I</sub> = 0V, -V <sub>I</sub> = 36V	See <sup>(3)</sup>		500	nA	1, 2, 3

<sup>(2)</sup> Parameter guaranteed by V<sub>IO</sub> tests

### LM139 883 Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified. +V = 5V

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
t <sub>RLH</sub>	Response Time	V <sub>OD</sub> = 5mV			5.0	μS	9
		V <sub>OD</sub> = 50mV			0.8	μS	9
t <sub>RHL</sub>	Response Time	V <sub>OD</sub> = 5mV			2.5	μS	9
		V <sub>OD</sub> = 50mV			0.8	μS	9

### LM139A SMD 5962-8773901 Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified. +V = 5V,  $V_{CM} = 0V$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>CC</sub>	Supply Current	$+V = 30V$ , $R_L = Infinity$			3.0	mA	1, 2, 3
		R <sub>L</sub> = Infinity			3.0		1, 2, 3
I <sub>CEX</sub>	Output Leakage Current	$+V = 30V, -V_1 = 0V, +V_1 \ge 1V, V_0 =$			0.5	μΑ	1
		30V			1.0	mA mA mA  µA  µA  mV  mV  mV  mV  mV  mV  mV  dW  mV  dB  dB	2, 3
$V_{Sat}$	Saturation Voltage	$I_{Sink} \le 4mA, -V_I = 1V, +V_I = 0V$			400	mV	1
					700	mA mA mA  µA  µA  mV  mV  mV  mV  mV  mV  mV  du  mV  mV  mV  mV  mV  mV  mV  mV  mV  m	2, 3
I <sub>Sink</sub>	Output Sink Current	$V_{O} \ge 1.5V, -V_{I} = 1V, +V_{I} = 0V$		6.0		mA	1
V <sub>IO</sub>	Input Offset Voltage	$R_S = 0\Omega$		-2.0	2.0	mV	1
				-4.0	4.0	mV	2, 3
		$+V = 30V, R_S = 0\Omega$		-2.0	2.0	mV	1
				-4.0	4.0	mV	2, 3
		$+V = 30V$ , $V_{CM} = 28V$ , $V_{O} = 1.4V$ ,		-2.0	2.0	mV	1
		$R_S = 0\Omega$		-4.0	4.0	mV	2, 3
±I <sub>IB</sub>	Input Bias Current	V <sub>O</sub> = 1.5V	See <sup>(1)</sup>	-100	-1.0	mA mA μA μA mV	1
			See <sup>(1)</sup>	-300	-1.0		2, 3
I <sub>IO</sub>	Input Offset Current	V <sub>O</sub> = 1.5V		-25	25	μΑ μΑ mV mV mV mV mV mV mV mV dV mV mV dV mV dV	1
				-100	100		2, 3
PSRR	Power Supply Rejection Ratio	+V = 5V to 30V		70		dB	1, 2, 3
CMRR	Common Mode Rejection Ratio	+V = 30V, $V_{CM}$ = 0V to 28V, $R_L \ge$ 15K $\Omega$		70		dB	1, 2, 3
A <sub>V</sub>	Voltage Gain	+V = 15V, $R_L \ge 15K\Omega$ , $V_O = 1V$ to		50		V/mV	4
	-	11V		25		V/mV	5, 6

<sup>(1)</sup> The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

Product Folder Links: LM139AQML LM139QML

<sup>(3)</sup> The value for V<sub>Diff</sub> is not data logged during Read and Record.



### LM139A SMD 5962–8773901 Electrical Characteristics DC Parameters (continued)

The following conditions apply, unless otherwise specified. +V = 5V,  $V_{CM} = 0V$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>CM</sub>	Common Mode Voltage Range	+V = 30V	See <sup>(2)</sup>	0	V <sup>+</sup> - (2.0)	V	1, 2, 3
		+V = 5V	See <sup>(2)</sup>	0	V <sup>+</sup> - (2.0)	V	1, 2, 3

(2) Parameter guaranteed by V<sub>IO</sub> tests

### LM139A SMD 5962-8773901 Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified. +V = 5V

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
t <sub>RLH</sub>	Response Time	$V_{OD} = 5mV, R_L = 5.1K\Omega$			5.0	μS	9
t <sub>RHL</sub>	Response Time	$V_{OD} = 5mV, R_L = 5.1K\Omega$			2.5	μS	9

# LM139A 883, QMLV & RH, SMD 5962-9673801 Electrical Characteristics DC Parameters (1)(2)

The following conditions apply, unless otherwise specified. +V = 5V,  $V_{CM} = 0V$ 

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>CC</sub>	Supply Current	R <sub>L</sub> = Infinity			2.0	mA	1, 2, 3
		$+V = 30V$ , $R_L = Infinity$			2.0	mA	1, 2, 3
I <sub>CEX</sub>	Output Leakage Current	+V = 30V, V <sub>O</sub> = 30V			1.0	μA	1, 2, 3
V <sub>Sat</sub>	Saturation Voltage	I <sub>Sink</sub> = 4mA			400	mV	1
					700	mV	2, 3
I <sub>Sink</sub>	Output Sink Current	V <sub>O</sub> = 1.5V		6.0		mA	1
V <sub>IO</sub>	Input Offset Voltage			-2.0	2.0	mV	1
				-4.0	4.0	mV	2, 3
		+V = 30V		-2.0	2.0	mV	1
				-4.0	4.0	mV	2, 3
		+V = 30V, V <sub>CM</sub> = 28.5V, V <sub>O</sub> = 1.5V		-2.0	2.0	mV	1
		+V = 30V, V <sub>CM</sub> = 28.0V, V <sub>O</sub> = 1.5V		-4.0	4.0	mV	2, 3
± I <sub>Bias</sub>	Input Bias Current	V <sub>O</sub> = 1.5V	See (3)	-100	-1.0	nA	1
			See <sup>(3)</sup>	-300	-1.0	nA	2, 3
I <sub>IO</sub>	Input Offset Current	V <sub>O</sub> = 1.5V		-25	25	nA	1
				-100	100	nA	2, 3
PSRR	Power Supply Rejection Ratio	+V = 5V to 30V		60		dB	1
CMRR	Common Mode Rejection Ratio	+V = 30V, V <sub>CM</sub> = 0V to 28.5V		60		dB	1
A <sub>V</sub>	Voltage Gain	+V = 15V, $R_L \ge 15K\Omega$ , $V_O = 1V$ to 11V		50		V/mV	1

<sup>(1)</sup> Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in Mil-Std-883, Method 1019, Condition A.

(3) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

<sup>(2)</sup> Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019, condition D, MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect. Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics, except as listed in the "Post Radiation Limits" table. Radiation end point limits for the noted parameters are guaranteed for only the conditions as specified in MIL-STD-883, Method 1019, condition D.



# LM139A 883, QMLV & RH, SMD 5962–9673801 Electrical Characteristics DC Parameters<sup>(1)(2)</sup> (continued)

The following conditions apply, unless otherwise specified. +V = 5V,  $V_{CM} = 0V$ 

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>CM</sub>	Common Mode Voltage Range	+V = 30V	See <sup>(4)</sup> See <sup>(5)</sup>	0	V <sup>+</sup> - (1.5)	V	1
			See <sup>(4)</sup> See <sup>(5)</sup>	0	V <sup>+</sup> - (2.0)	V	2, 3
V <sub>Diff</sub>	Differential Input Voltage	+V = 30V, -V =0V, +V <sub>I</sub> = 36V, -V <sub>I</sub> = 0V	(6)		500	nA	1, 2, 3
		+V = 30V, -V = 0V, +V <sub>I</sub> = 0V, -V <sub>I</sub> = 36V	(6)		500	nA	1, 2, 3

<sup>(4)</sup> The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V<sup>+</sup> −1.5V for Subgroup 1, or V<sup>+</sup> −2.0V for Subgroup 2 & 3. Either or both inputs can go to +30 V<sub>DC</sub> without damage, independent of the magnitude of V<sup>+</sup>.

(5) Parameter guaranteed by V<sub>IO</sub> tests

### LM139A 883, QMLV & RH, SMD 5962–9673801 Electrical Characteristics AC Parameters (1)(2)

The following conditions apply, unless otherwise specified. +V = 5V

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
t <sub>RLH</sub>	Response Time	V <sub>OD</sub> = 5mV			5.0	μS	4
	, i	$V_{OD} = 50 \text{mV}$			0.8	μS	4
t <sub>RHL</sub>	Response Time	V <sub>OD</sub> = 5mV			2.5	μS	4
		V <sub>OD</sub> = 50mV			0.8	μS	4

<sup>(1)</sup> Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in Mil-Std-883, Method 1019, Condition A.

# LM139A 883, QMLV & RH, SMD 5962–9673801 Electrical Characteristics DC Parameters Delta Values

The following conditions apply, unless otherwise specified. +V = 5V,  $V_{CM} = 0V$  Deltas required for S-Level, MLS (as specified on Internal Processing instructions (IPI)), and QMLV product at Group B, Subgroup 5.

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
$V_{IO}$	Input Offset Voltage			-1.0	1.0	mV	1
± I <sub>Bias</sub>	Input Bias Current	V <sub>O</sub> = 1.5V	See <sup>(1)</sup>	-15	15	nA	1
I <sub>IO</sub>	Input Offset Current	V <sub>O</sub> = 1.5V		-10	+10	nA	1

(1) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

<sup>(6)</sup> The value for V<sub>Diff</sub> is not data logged during Read and Record.

<sup>(2)</sup> Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019, condition D, MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect. Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics, except as listed in the "Post Radiation Limits" table. Radiation end point limits for the noted parameters are guaranteed for only the conditions as specified in MIL-STD-883, Method 1019, condition D.



# LM139A 883, QMLV & RH, SMD 5962–9673801 Electrical Characteristics DC/AC Parameters 50K Post Rad Limits +25°C<sup>(1)</sup>

The following conditions apply, unless otherwise specified.

DC: +V = 5V,  $V_{CM} = 0V$ 

AC: +V = 5V

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
$V_{IO}$	Input Offset Voltage	$+V = 5V, V_{CM} = 0$		-2.5	2.5	mV	1
		$+V = 30V, V_{CM} = 0$		-2.5	2.5	mV	1
		$+V = 30V$ , $V_{CM} = 28.5V$ , $V_{O} = 1.5V$		-2.5	2.5	mV	1
± I <sub>Bias</sub>	Input Bias Current	V <sub>O</sub> = 1.5V	See <sup>(2)</sup>	-110	-1.0	nA	1
t <sub>RLH</sub>	Response Time	V <sub>OD</sub> (Overdrive) = 50mV			0.9	μS	4

- (1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in Mil-Std-883, Method 1019, Condition A.
- (2) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

# LM139A 883, QMLV & RH, SMD 5962–9673801 Electrical Characteristics DC/AC Parameters 100K Post Rad Limits +25 $^{\circ(1)(2)}$

The following conditions apply, unless otherwise specified.

DC:  $+V = 5V, V_{CM} = 0V$ 

AC: +V = 5V


Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	$+V = 5V, V_{CM} = 0$		-4.0	4.0	mV	1
		$+V = 30V, V_{CM} = 0$		-4.0	4.0	mV	1
		$+V = 30V$ , $V_{CM} = 28.5V$ , $V_{O} = 1.5V$		-4.0	4.0	mV	1
± I <sub>Bias</sub>	Input Bias Current	V <sub>O</sub> = 1.5V	See (3)	-110	-1.0	nA	1
t <sub>RLH</sub>	Response Time	V <sub>OD</sub> (Overdrive) = 50mV			1.0	μS	4

- (1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in Mil-Std-883, Method 1019, Condition A
- (2) Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019, condition D, MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect. Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics, except as listed in the "Post Radiation Limits" table. Radiation end point limits for the noted parameters are guaranteed for only the conditions as specified in MIL-STD-883, Method 1019, condition D.
- (3) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.



### TYPICAL PERFORMANCE CHARACTERISTICS

LM139, LM139A









Figure 2.



**Response Time for Various Input Overdrives** -Negative Transition





Figure 4.






Figure 5.



### **APPLICATION HINTS**

The LM139 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing this input resistors to < 10 k $\Omega$  reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be tied to the negative supply.

The bias network of the LM139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2  $V_{DC}$  to 30  $V_{DC}$ .

It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than  $V^+$  without damaging the device. Protection should be provided to prevent the input voltages from going negative more than  $-0.3 \text{ V}_{DC}$  (at 25°C). An input clamp diode can be used as shown in the Typical Applications section.

The output of the LM139 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V<sup>+</sup> terminal of the LM139A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V<sup>+</sup>) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately  $60\Omega$  R<sub>SAT</sub> of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

### **Typical Applications**

 $(V^+ = 5.0 V_{DC})$ 




Figure 6. Basic Comparator




Figure 7. Driving CMOS



 $(V^+ = 5.0 V_{DC})$ 



Figure 8. Driving TTL

Figure 9. AND Gate




Figure 10. OR Gate

## **Typical Applications**




Figure 11. One-Shot Multivibrator






Figure 12. Bi-Stable Multivibrator




Figure 13. One-Shot Multivibrator with Input Lock Out






Figure 14. Pulse Generator




Figure 15. Large Fan-In AND Gate






Figure 16. ORing the Outputs






Figure 17. Time Delay Generator




Figure 18. Non-Inverting Comparator with Hysteresis





Figure 19. Inverting Comparator with Hysteresis





+V<sub>IN</sub> O + 3k
1/4 LM139 V<sub>O</sub>




Figure 21. Basic Comparator





Figure 22. Limit Comparator

 $2R_{S}$ 

+VREF LOW O

Figure 23. Comparing Input Voltages of Opposite Polarity



<sup>\*</sup> Or open-collector logic gate without pull-up resistor

Figure 24. Output Strobing






Figure 25. Crystal Controlled Oscillator




Figure 26. Two-Decade High-Frequency VCO






Figure 27. Transducer Amplifier

Figure 28. Zero Crossing Detector (Single Power Supply)

## **Split-Supply Applications**

 $(V^+ = +15 V_{DC} \text{ and } V^- = -15 V_{DC})$ 




Figure 29. MOS Clock Driver



 $(V^+ = +15 V_{DC} \text{ and } V^- = -15 V_{DC})$ 




Figure 30. Zero Crossing Detector





Figure 31. Comparator With a Negative Reference

# **Schematic Diagram**



# **Revision History**

Date Released	Revision	Section	Changes
02/08/05	A	New Release to corporate format	3 MDS datasheets converted into one Corp. datasheet format. MNLM139A-X-RH rev 4B0, MDLM139A-X rev 0C1, MNLM139–X rev 1A1. MDS datasheets will be archived.
06/28/06	В	Features, Rad Hard Electrical Section and Notes	Added Available with Radiation Guarantee, Low Dose NSID's to table 5962R9673802VCA LM139AJRLQMLV, 5962R9673802VDA LM139AWRLQMLV, 5962R9673802VXA LM139AWGRLQMLV, and reference to Note. Archive Revision A.
02/13/08	С	Features, LM139A 883, QMLV & RH, SMD 5962–9673801 Electrical Characteristics, Notes	Added TID & Eldrs reference, Note - Condition A. Changed VCM parameter - pg 8, Title from Drift Values to Delta Values. Revision B will be Archived.
10/15/2010	D	Data Sheet Title	Changed the data sheet title from LM139A/LM139QML to LM139AQML/LM139QML, removed EOL NSID's. Added Bare Die NSID's. Revision C will be Archived





www.ti.com 24-Jan-2013

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)		Samples
5962-8773901XA	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	(3) Level-1-NA-UNLIM		(4) LM139AWG -SMD Q 5962-87739 01XA ACO 01XA >T	Samples
5962-9673801VDA	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AW- QMLV Q 5962-96738 01VDA ACO 01VDA >T	Samples
5962-9673801VXA	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWG- QMLV Q 5962-96738 01VXA ACO 01VXA >T	Samples
5962R9673801VCA	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AJRQMLV 5962R9673801VCA Q	Samples
5962R9673801VDA	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWR QMLV Q 5962R96738 01VDA ACO 01VDA >T	Samples
5962R9673801VXA	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWGR QMLV Q 5962R96738 01VXA ACO 01VXA >T	Samples
5962R9673802VCA	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AJRLQMLV 5962R9673802VCA Q	Samples
5962R9673802VDA	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWRL QMLV Q 5962R96738 02VDA ACO 02VDA >T	Samples
5962R9673802VXA	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWGRL QMLV Q 5962R96738	Samples



24-Jan-2013



www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	(4)	Samples
										02VXA ACO 02VXA >T	
LM139AE/883	ACTIVE	LCCC	NAJ	20	50	TBD	POST-PLATE	Level-1-NA-UNLIM	-55 to 125	LM139AE /883 Q ACO /883 Q >T	Samples
LM139AJ/883	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AJ/883 Q	Samples
LM139AJRLQMLV	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AJRLQMLV 5962R9673802VCA Q	Samples
LM139AJRQMLV	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AJRQMLV 5962R9673801VCA Q	Samples
LM139AW-QMLV	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AW- QMLV Q 5962-96738 01VDA ACO 01VDA >T	Samples
LM139AW-SMD	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AW -SMD Q 5962-87739 01DA ACO 01DA >T	Samples
LM139AW/883	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AW /883 Q ACO /883 Q >T	Samples
LM139AWG-QMLV	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AWG- QMLV Q 5962-96738 01VXA ACO 01VXA >T	Samples
LM139AWG-SMD	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AWG -SMD Q 5962-87739 01XA ACO 01XA >T	Samples
LM139AWG/883	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AWG /883 Q ACO /883 Q >T	Samples
LM139AWGRLQMLV	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139AWGRL QMLV Q	Samples





www.ti.com 24-Jan-2013

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings (4) 5962R96738	Samples
										02VXA ACO 02VXA >T	
LM139AWGRQMLV	ACTIVE	CLGA	NAC	14	42	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWGR QMLV Q 5962R96738 01VXA ACO 01VXA >T	Samples
LM139AWRLQMLV	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWRL QMLV Q 5962R96738 02VDA ACO 02VDA >T	Samples
LM139AWRQMLV	ACTIVE	CLGA	NAD	14	19	TBD	A42 SNPB	Level-1-NA-UNLIM		LM139AWR QMLV Q 5962R96738 01VDA ACO 01VDA >T	Samples
LM139E/883	ACTIVE	LCCC	NAJ	20	50	TBD	POST-PLATE	Level-1-NA-UNLIM		LM139E /883 Q ACO /883 Q >T	Samples
LM139J/883	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM139J/883 Q	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





ww.ti.com 24-Jan-2013

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM139AQML, LM139AQML-SP:

Military: LM139AQML

Space: LM139AQML-SP

NOTE: Qualified Version Definitions:

• Military - QML certified for Military and Defense Applications


Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


# 14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.











### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>