National Semiconductor

# LM1876 Overture<sup>TM</sup> Audio Power Amplifier Series **Dual 20W Audio Power Amplifier** with Mute and Standby Modes

## **General Description**

**Typical Application** 

The LM1876 is a stereo audio amplifier capable of delivering typically 20W per channel of continuous average output power into a  $4\Omega$  or  $8\Omega$  load with less than 0.1% (THD + N). Each amplifier has an independent smooth transition fadein/out mute and a power conserving standby mode which can be controlled by external logic.

The performance of the LM1876, utilizing its Self Peak Instantaneous Temperature (°Ke) (SPiKeTM) Protection Circuitry, places it in a class above discrete and hybrid amplifiers by providing an inherently, dynamically protected Safe Operating Area (SOA). SPiKe Protection means that these parts are safeguarded at the output against overvoltage, undervoltage, overloads, including thermal runaway and instantaneous temperature peaks.

## **Key Specifications**

■ THD+N at 1 kHz at 2 x 15W continuous average output power into  $4\Omega$  or  $8\Omega$  $0.1^{-6}$  (max)

PRELIMINARY

August 1996

4.2 mA (typ)

] V<sub>CC</sub> B ⊐ Standby B

⊐ + ln B

🗆 – In B

⊐ Mute B

⊐ GND B 

□ + ln A □ - ln A

⊐ Mute A ٦ GND A  $V_{EE}$ Out A V<sub>CC</sub> A Out B

Standby A

TL/H/12072-2

- THD+N at 1 kHz at continuous average output power of 2 x 20W into  $8\Omega$ 0.009% (typ)
- Standby current

#### Features

- SPiKe Protection
- Minimal amount of external components necessary
- Quiet fade-in/out mute mode
- Standby-mode
- Isolated 15-lead TO-220 package

### Applications

- High-end stereo TVs
- Component stereo
- Compact stereo

## **Connection Diagram**

M1876

Top View Order Number LM1876TF See NS Package Number TF15B



© 1996 National Semiconductor Corporation TL/H/12072

RRD-B30M86/Printed in U. S. A

http://www.national.com

LM1876 Overture Audio Power Amplifier Series Dual 20W Audio Power Amplifier with Mute and Standby Modes

## Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

$\theta_{JA}$	64V	Supply Voltage $ V_{CC}  +  V_{EE} $ (No Input)
Soldering	64V	Supply Voltage $ V_{CC}  +  V_{EE} $ (with Input)
TF Pac	(V <sub>CC</sub> or V <sub>EE</sub> ) and	Common Mode Input Voltage
Storage	$ V_{EE}  \le 54V$	V
•	54V	Differential Input Voltage
Opera	Internally Limited	Output Current
Tempera	62.5W	Power Dissipation (Note 3)
T <sub>MIN</sub> ≤	2000V	ESD Susceptability (Note 4)
Supply V		

Junction Temperature (Note 5)	150°C
Thermal Resistance	
$\theta_{\rm JC}$ (Note 11)	2°C/W
$ heta_{JA}$	43°C/W
Soldering Information	
TF Package (10 sec.)	260°C
Storage Temperature	-40°C to +150°C

## Operating Ratings (Notes 1 and 2)

**Electrical Characteristics** (Notes 1 and 2) The following specifications apply for  $V_{CC} = +22V$ ,  $V_{EE} = -22V$  with  $R_L = 8\Omega$  unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol			LM1876		Units
	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	(Limits)
V <sub>CC</sub>   +  V <sub>EE</sub>	Power Supply Voltage (Note 8)	$GND - V_{EE} \ge 9V$		20 64	V (min) V (max)
**P <sub>O</sub>	Output Power (Continuous Average)	$\begin{array}{l} \text{THD} + \text{N} = 0.1\% \mbox{ (max)}, \\ \text{f} = 1 \mbox{ kHz} \\  \text{V}_{\text{CC}}  =  \text{V}_{\text{EE}}  = 22 \text{V}, \text{R}_{\text{L}} = 8 \Omega \\  \text{V}_{\text{CC}}  =  \text{V}_{\text{EE}}  = 20 \text{V}, \text{R}_{\text{L}} = 4 \Omega \mbox{ (Note 10)} \end{array}$	20 22	15 15	W/ch (min) W/ch (min)
THD + N	Total Harmonic Distortion Plus Noise	$\begin{array}{l} 15  \text{W/ch},  \text{R}_L = 8\Omega \\ 15  \text{W/ch},  \text{R}_L = 4\Omega,  \left  \text{V}_{\text{CC}} \right  = \left  \text{V}_{\text{EE}} \right  = 20\text{V} \\ 20  \text{Hz} \leq f \leq 20  \text{kHz},  \text{A}_{\text{V}} = 26  \text{dB} \end{array}$	0.08 0.1		% %
X <sub>talk</sub>	Channel Separation	$f = 1 \text{ kHz}, V_0 = 10.9 \text{ Vrms}$	80		dB
**SR	Slew Rate	$V_{IN} = 1.414$ Vrms, $t_{rise} = 2$ ns	18	12	V/μs (min)
<sup>*  </sup> total	Total Quiescent Power Supply Current	Both Amplifiers $V_{CM} = 0V$ , $V_O = 0V$ , $I_O = 0 \text{ mA}$ Standby: Off Standby: On	50 4.2	80 6	mA (max) mA (max)
*V <sub>OS</sub>	Input Offset Voltage	$V_{CM} = 0V, I_{O} = 0 mA$	2.0	15	mV (max)
I <sub>B</sub>	Input Bias Current	$V_{CM} = 0V, I_{O} = 0 mA$	0.2	0.5	μA (max)
los	Input Offset Current	$V_{CM} = 0V, I_{O} = 0 mA$	0.002	0.2	μA (max)
lo	Output Current Limit	$\begin{split}  V_{CC}  &=  V_{EE}  = 10V,  t_{ON} = 10 \text{ ms}, \\ V_O &= 0V \end{split}$	3.5	2.9	A (min)
*V <sub>OD</sub>	Output Dropout Voltage (Note 9)	$ V_{CC}-V_{O} , V_{CC} = 20V,  _{O} = +100 \text{ mA}$ $ V_{O}-V_{EE} , V_{EE} = -20V,  _{O} = -100 \text{ mA}$	1.8 2.5	2.3 3.2	V (max) V (max)

\*DC Electrical Test; Refer to Test Circuit #1.

\*\*AC Electrical Test; Refer to Test Circuit #2.

Symbol	nbol Parameter		LM1876		Units
		Conditions	Typical (Note 6)	Limit (Note 7)	(Limits)
*PSRR	Power Supply Rejection Ratio	$V_{CC} = 25V \text{ to } 10V, V_{EE} = -25V, \\ V_{CM} = 0V, I_O = 0 \text{ mA}$	115	85	dB (min)
		$V_{CC} = 25V, V_{EE} = -25V \text{ to } -10V$ $V_{CM} = 0V, I_O = 0 \text{ mA}$	110	85	dB (min)
*CMRR	Common Mode Rejection Ratio	$V_{CC}$ = 35V to 10V, $V_{EE}$ = $-$ 10V to $-$ 35V, $V_{CM}$ = 10V to $-$ 10V, $I_O$ = 0 mA	110	80	dB (min)
*A <sub>VOL</sub>	Open Loop Voltage Gain	$R_L = 2 k\Omega, \Delta V_O = 20 V$	110	90	dB (min)
GBWP	Gain Bandwidth Product	$f_{O} = 100 \text{ kHz}, V_{IN} = 50 \text{ mVrms}$	7.5	5	MHz (min)
**e <sub>IN</sub>	Input Noise	IHF—A Weighting Filter $R_{IN} = 600\Omega$ (Input Referred)	2.0	8	μV (max)
SNR	Signal-to-Noise Ratio	$P_O = 1W$ , A—Weighted, Measured at 1 kHz, $R_S = 25\Omega$	98		dB
		$P_{O} = 15W, A-Weighted$ Measured at 1 kHz, R <sub>S</sub> = 25Ω	108		dB
A <sub>M</sub>	Mute Attenuation	Pin 6,11 at 2.5V	115	80	dB (min)
Standby Pin					
VIL	Standby Low Input Voltage	Not in Standby Mode		0.8	V (max)
VIH	Standby High Input Voltage	In Standby Mode	2.0	2.5	V (min)
Mute pin					
VIL	Mute Low Input Voltage	Outputs Not Muted		0.8	V (max)
VIH	Mute High Input Voltage	Outputs Muted	2.0	2.5	V (min)

\*DC Electrical Test; Refer to Test Circuit #1.

\*\*AC Electrical Test; Refer to Test Circuit #2.

Note 1: All voltages are measured with respect to the GND pins (5, 10), unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: For operating at case temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of  $\theta_{\rm JC} = 2$ °C/W (junction to case). Refer to the section Determining the Correct Heat Sink in the Application Information section.

Note 4: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

Note 5: The operating junction temperature maximum is 150°C, however, the instantaneous Safe Operating Area temperature is 250°C.

Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8:  $V_{EE}$  must have at least -9V at its pin with reference to ground in order for the under-voltage protection circuitry to be disabled. In addition, the voltage differential between  $V_{CC}$  and  $V_{EE}$  must be greater than 14V.

Note 9: The output dropout voltage, V<sub>OD</sub>, is the supply voltage minus the clipping voltage. Refer to the Clipping Voltage vs. Supply Voltage graph in the Typical Performance Characteristics section.

Note 10: For a  $4\Omega$  load, and with  $\pm$  20V supplies, the LM1876 can deliver typically 22W of continuous average output power with less than 0.1% (THD + N). With supplies above  $\pm$  20V, the LM1876 cannot deliver more than 22W into a  $4\Omega$  due to current limiting of the output transistors. Thus, increasing the power supply above  $\pm$  20V will only increase the internal power dissipation, not the possible output power. Increased power dissipation will require a larger heat sink as explained in the **Application Information** section.

Note 11: Preliminary engineering evaluation of  $\theta_{JC}$  for the TF package has been assessed as 2°C/W. This is a preliminary engineering number and represents the data to this point. Please contact your local National Semiconductor sales representative for more information.







Prevents currents from entering the amplifier's non-inverting input which may be passed through to the load upon power down of the system due to the low input impedance of the circuitry when the undervoltage circuitry is off. This phenomenon occurs when the supply voltages are below 1.5V.Inverting input resistance to provide AC gain in conjunction with Rf.Feedback resistance to provide AC gain in conjunction with Rf.Feedback capacitor which ensures unity gain at DC. Also creates a highpass filter with Ri at f <sub>C</sub> = 1/(2 $\pi$ RfCProvides power supply filtering and bypassing. Refer to the Supply Bypassing application section for proper placement and selection of bypass capacitors.////Acts as a volume control by setting the input voltage level.NSets the amplifier's input terminals DC bias point when Cl <sub>IN</sub> is present in the circuit. Also works with Cl <sub>IN</sub> to create a highpass filter at f <sub>C</sub> = 1/(2 $\pi$ Rl <sub>INCl<sub>IN</sub></sub> ). Refer to <i>Figure 4</i> .NInput capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.NWorks with C <sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities. Th pole is set at f <sub>C</sub> = 1/(2 $\pi$ Rl <sub>SN</sub> C <sub>SN</sub> ). Refer to <i>Figure 4</i> .Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce th Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .Provides bias filtering for single supply operation.Provides bias filtering for single supply operation.Provides bias filtering for single supply operation.Provides bias filtering for single sup
Feedback resistance to provide AC gain in conjunction with Rj.Feedback capacitor which ensures unity gain at DC. Also creates a highpass filter with Rj at $f_C = 1/(2\pi R_j C)$ Provides power supply filtering and bypassing. Refer to the Supply Bypassing application section for proper placement and selection of bypass capacitors.Acts as a volume control by setting the input voltage level.NSets the amplifier's input terminals DC bias point when $C_{IN}$ is present in the circuit. Also works with $C_{IN}$ to create a highpass filter at $f_C = 1/(2\pi R_{IN}C_{IN})$ . Refer to <i>Figure 4</i> .NInput capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.Works with $C_{SN}$ to stabilize the output stage by creating a pole that reduces high frequency instabilities. Th pole is set at $f_C = 1/(2\pi R_{SN}C_{SN})$ . Refer to <i>Figure 4</i> .Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce th Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .Provides DC voltage biasing for the transistor Q1 in single supply operation.Provides bias filtering for single supply operation.Provides bias filtering for single supply operation.Provides bias filtering for single supply operation.Provides input bias current for single supply operation. Refer to the <b>Clicks and Pops</b> application section for more detailed explanation of the function of R <sub>IN</sub> .Provides input bias current for the transistor Q1 in single supply operation. This resistor stabilizes the he and Pops application for the transistor Q1 in single supply operation. This resistor stabilize
Feedback capacitor which ensures unity gain at DC. Also creates a highpass filter with $R_i$ at $f_C = 1/(2\pi R_i C)$ Provides power supply filtering and bypassing. Refer to the Supply Bypassing application section for proper placement and selection of bypass capacitors.Acts as a volume control by setting the input voltage level.Sets the amplifier's input terminals DC bias point when $C_{IN}$ is present in the circuit. Also works with $C_{IN}$ to create a highpass filter at $f_C = 1/(2\pi R_{IN}C_{IN})$ . Refer to <i>Figure 4</i> .Input capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.Works with $C_{SN}$ to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at $f_C = 1/(2\pi R_{SN}C_{SN})$ . Refer to <i>Figure 4</i> .Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce the Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .Provides DC voltage biasing for the transistor Q1 in single supply operation.Provides bias filtering for single supply operation.NPLimits the voltage difference between the amplifier's inputs for single supply operation. Refer to the <b>Clicks and Pops</b> application section for a more detailed explanation of the function of $R_{INP}$ .Provides input bias current for single supply operation. Refer to the <b>Clicks and Pops</b> application section for the transistor Q1 in single supply operation. This resistor stabilizes the here
<ul> <li>Provides power supply filtering and bypassing. Refer to the Supply Bypassing application section for proper placement and selection of bypass capacitors.</li> <li>Acts as a volume control by setting the input voltage level.</li> <li>Sets the amplifier's input terminals DC bias point when C<sub>IN</sub> is present in the circuit. Also works with C<sub>IN</sub> to create a highpass filter at f<sub>C</sub> = 1/(2πR<sub>IN</sub>C<sub>IN</sub>). Refer to <i>Figure 4</i>.</li> <li>Input capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.</li> <li>Works with C<sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at f<sub>C</sub> = 1/(2πR<sub>SN</sub>C<sub>SN</sub>). Refer to <i>Figure 4</i>.</li> <li>Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce the Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i>.</li> <li>Provides DC voltage biasing for the transistor Q1 in single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R<sub>INP</sub>.</li> <li>Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R<sub>INP</sub>.</li> </ul>
placement and selection of bypass capacitors.         Acts as a volume control by setting the input voltage level.         N         Sets the amplifier's input terminals DC bias point when C <sub>IN</sub> is present in the circuit. Also works with C <sub>IN</sub> to create a highpass filter at f <sub>C</sub> = 1/(2πR <sub>IN</sub> C <sub>IN</sub> ). Refer to <i>Figure 4</i> .         Input capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.         W         Works with C <sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities.         Works with R <sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at f <sub>C</sub> = 1/(2πR <sub>SN</sub> C <sub>SN</sub> ). Refer to <i>Figure 4</i> .         Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce the Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .         Provides DC voltage biasing for the transistor Q1 in single supply operation.         NP       Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R <sub>INP</sub> .         Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for the function of R <sub>INP</sub> .         Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the head establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the hea
NSets the amplifier's input terminals DC bias point when $C_{IN}$ is present in the circuit. Also works with $C_{IN}$ to create a highpass filter at $f_C = 1/(2\pi R_{IN}C_{IN})$ . Refer to <i>Figure 4</i> .NInput capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.NWorks with $C_{SN}$ to stabilize the output stage by creating a pole that reduces high frequency instabilities.NWorks with $R_{SN}$ to stabilize the output stage by creating a pole that reduces high frequency instabilities.NWorks with $R_{SN}$ to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at $f_C = 1/(2\pi R_{SN}C_{SN})$ . Refer to <i>Figure 4</i> .Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce the Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .Provides DC voltage biasing for the transistor Q1 in single supply operation.NPLimits the voltage difference between the amplifier's inputs for single supply operation. Refer to the <b>Clicks</b> and <b>Pops</b> application section for a more detailed explanation of the function of $R_{INP}$ .Provides input bias current for single supply operation. Refer to the <b>Clicks and Pops</b> application section for $R_{BI}$ .Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the here
create a highpass filter at f <sub>C</sub> = 1/(2πR <sub>IN</sub> C <sub>IN</sub> ). Refer to <i>Figure 4</i> .         N       Input capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.         SN       Works with C <sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities.         W       Works with R <sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at f <sub>C</sub> = 1/(2πR <sub>SN</sub> C <sub>SN</sub> ). Refer to <i>Figure 4</i> .         Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce the Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .         Provides DC voltage biasing for the transistor Q1 in single supply operation.         Provides bias filtering for single supply operation.         VP       Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the <b>Clicks and Pops</b> application section for a more detailed explanation of the function of R <sub>INP</sub> .         Provides input bias current for single supply operation. Refer to the <b>Clicks and Pops</b> application section for the function of R <sub>B</sub> .         Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the has
<ul> <li>Works with C<sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities.</li> <li>Works with R<sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at f<sub>C</sub> = 1/(2πR<sub>SN</sub>C<sub>SN</sub>). Refer to <i>Figure 4</i>.</li> <li>Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce the Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i>.</li> <li>Provides DC voltage biasing for the transistor Q1 in single supply operation.</li> <li>Provides bias filtering for single supply operation.</li> <li>Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R<sub>INP</sub>.</li> <li>Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation.</li> <li>Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the had a stable supply operation.</li> </ul>
<ul> <li>Works with R<sub>SN</sub> to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at f<sub>C</sub> = 1/(2πR<sub>SN</sub>C<sub>SN</sub>). Refer to <i>Figure 4</i>.</li> <li>Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce th Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i>.</li> <li>Provides DC voltage biasing for the transistor Q1 in single supply operation.</li> <li>Provides bias filtering for single supply operation.</li> <li>Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R<sub>INP</sub>.</li> <li>Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for the function of R<sub>B</sub>.</li> <li>Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the had</li> </ul>
pole is set at f <sub>C</sub> = 1/(2πR <sub>SN</sub> C <sub>SN</sub> ). Refer to <i>Figure 4</i> .         Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce th Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .         Provides DC voltage biasing for the transistor Q1 in single supply operation.         Provides bias filtering for single supply operation.         Provides bias filtering for single supply operation.         Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R <sub>INP</sub> .         Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation.         Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the had
Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to <i>Figure 4</i> .         Provides DC voltage biasing for the transistor Q1 in single supply operation.         Provides bias filtering for single supply operation.         NP       Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R <sub>INP</sub> .         Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for more detailed explanation of the function of R <sub>INP</sub> .         Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the has
Provides bias filtering for single supply operation.         NP         Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R <sub>INP</sub> .         Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for more detailed explanation of the function of R <sub>BI</sub> .         Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the has
Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to the Clicks and Pops application section for a more detailed explanation of the function of R <sub>INP</sub> .           Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for more detailed explanation of the function of R <sub>BI</sub> .           Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the had
and Pops application section for a more detailed explanation of the function of R <sub>INP</sub> .           Provides input bias current for single supply operation. Refer to the Clicks and Pops application section for more detailed explanation of the function of R <sub>BI</sub> .           Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the had the function of the function of the function of the function.
more detailed explanation of the function of R <sub>BI</sub> .           Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the has



8





## **Application Information**

#### MUTE MODE

By placing a logic-high voltage on the mute pins, the signal going into the amplifiers will be muted. If the mute pins are left floating or connected to a logic-low voltage, the amplifiers will be in a non-muted state. There are two mute pins, one for each amplifier, so that one channel can be muted without muting the other if the application requires such a configuration. Refer to the **Typical Performance Characteristics** section for curves concerning Mute Attenuation vs Mute Pin Voltage.

#### STANDBY MODE

The standby mode of the LM1876 allows the user to drastically reduce power consumption when the amplifiers are idle. By placing a logic-high voltage on the standby pins, the amplifiers will go into Standby Mode. In this mode, the current drawn from the V<sub>CC</sub> supply is typically less than 10  $\mu$ A total for both amplifiers. The current drawn from the V<sub>EE</sub> supply is typically 4.2 mA. Clearly, there is a significant reduction in idle power consumption when using the standby mode. There are two Standby pins, so that one channel can be put in standby mode without putting the other amplifier in standby if the application requires such flexibility. Refer to the **Typical Performance Characteristics** section for both supplies.

#### UNDER-VOLTAGE PROTECTION

Upon system power-up, the under-voltage protection circuitry allows the power supplies and their corresponding capacitors to come up close to their full values before turning on the LM1876 such that no DC output spikes occur. Upon turn-off, the output of the LM1876 is brought to ground before the power supplies such that no transients occur at power-down.

#### **OVER-VOLTAGE PROTECTION**

The LM1876 contains over-voltage protection circuitry that limits the output current to approximately 3.5 Apk while also providing voltage clamping, though not through internal clamping diodes. The clamping effect is quite the same, however, the output transistors are designed to work alternately by sinking large current spikes.

#### SPiKe PROTECTION

The LM1876 is protected from instantaneous peak-temperature stressing of the power transistor array. The Safe Operating graph in the **Typical Performance Characteristics** section shows the area of device operation where **SPiKe** Protection Circuitry is not enabled. The waveform to the right of the SOA graph exemplifies how the dynamic protection will cause waveform distortion when enabled.

#### THERMAL PROTECTION

The LM1876 has a sophisticated thermal protection scheme to prevent long-term thermal stress of the device. When the temperature on the die reaches 165°C, the LM1876 shuts down. It starts operating again when the die temperature drops to about 155°C, but if the temperature again begins to rise, shutdown will occur again at 165°C. Therefore, the device is allowed to heat up to a relatively high temperature

the fault condition is temporary, but a sustained fault will cause the device to cycle in a Schmitt Trigger fashion between the thermal shutdown temperature limits of 165°C and 155°C. This greatly reduces the stress imposed on the IC by thermal cycling, which in turn improves its reliability under sustained fault conditions.

Since the die temperature is directly dependent upon the heat sink used, the heat sink should be chosen such that thermal shutdown will not be reached during normal operation. Using the best heat sink possible within the cost and space constraints of the system will improve the long-term reliability of any power semiconductor device, as discussed in the **Determining the Correct Heat Sink** Section.

#### DETERMINING MAXIMUM POWER DISSIPATION

Power dissipation within the integrated circuit package is a very important parameter requiring a thorough understanding if optimum power output is to be obtained. An incorrect maximum power dissipation calculation may result in inadequate heat sinking causing thermal shutdown and thus limiting the output power.

Equation (1) exemplifies the theoretical maximum power dissipation point of each amplifier where  $V_{CC}$  is the total supply voltage.

$$P_{\text{DMAX}} = V_{\text{CC}}^2 / 2\pi^2 R_{\text{L}}$$
(1)

Thus by knowing the total supply voltage and rated output load, the maximum power dissipation point can be calculated. The package dissipation is twice the number which results from equation (1) since there are two amplifiers in each LM1876. Refer to the graphs of Power Dissipation versus Output Power in the **Typical Performance Characteristics** section which show the actual full range of power dissipation not just the maximum theoretical point that results from equation (1).

#### DETERMINING THE CORRECT HEAT SINK

The choice of a heat sink for a high-power audio amplifier is made entirely to keep the die temperature at a level such that the thermal protection circuitry does not operate under normal circumstances.

The thermal resistance from the die (junction) to the outside air (ambient) is a combination of three thermal resistances,  $\theta_{JC}$ ,  $\theta_{CS}$ , and  $\theta_{SA}$ . In addition, the thermal resistance,  $\theta_{JC}$  (junction to case), of the LM1876 is 2°C/W. Using Thermalloy Thermacte thermal compound, the thermal resistance,  $\theta_{CS}$  (case to sink), is about 0.2°C/W. Since convection heat flow (power dissipation) is analogous to current flow, thermal resistance, and temperature drops are analogous to voltage drops, the power dissipation out of the LM1876 is equal to the following:

$$\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{AMB}})/\theta_{\mathsf{JA}}$$

where T<sub>JMAX</sub> = 150°C, T<sub>AMB</sub> is the system ambient temperature and  $\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$ .

Once the maximum package power dissipation has been calculated using equation (1), the maximum thermal resistance,  $\theta_{SA}$ , (heat sink to ambient) in °C/W for a heat sink can be calculated. This calculation is made using equation (3) which is derived by solving for  $\theta_{SA}$  in equation (2).

 $\theta_{SA} = [(T_{JMAX} - T_{AMB}) - P_{DMAX}(\theta_{JC} + \theta_{CS})]/P_{DMAX}$  (3)

(2)

## Application Information (Continued)

Again it must be noted that the value of  $\theta_{SA}$  is dependent upon the system designer's amplifier requirements. If the ambient temperature that the audio amplifier is to be working under is higher than 25°C, then the thermal resistance for the heat sink, given all other things are equal, will need to be smaller.

#### SUPPLY BYPASSING

The LM1876 has excellent power supply rejection and does not require a regulated supply. However, to improve system performance as well as eliminate possible oscillations, the LM1876 should have its supply leads bypassed with low-inductance capacitors having short leads that are located close to the package terminals. Inadequate power supply bypassing will manifest itself by a low frequency oscillation known as "motorboating" or by high frequency instabilities. These instabilities can be eliminated through multiple bypassing utilizing a large tantalum or electrolytic capacitor (10  $\mu$ F or larger) which is used to absorb low frequency variations and a small ceramic capacitor (0.1  $\mu$ F) to prevent any high frequency feedback through the power supply lines.

If adequate bypassing is not provided, the current in the supply leads which is a rectified component of the load current may be fed back into internal circuitry. This signal causes distortion at high frequencies requiring that the supplies be bypassed at the package terminals with an electrolytic capacitor of 470  $\mu{\rm F}$  or more.

#### BRIDGED AMPLIFIER APPLICATION

The LM1876 has two operational amplifiers internally, allowing for a few different amplifier configurations. One of these configurations is referred to as "bridged mode" and involves driving the load differentially through the LM1876's outputs. This configuration is shown in *Figure 2*. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of its load is connected to ground.

A bridge amplifier design has a distinct advantage over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Consequently, theoretically four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped

A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. For each operational amplifier in a bridge configuration, the internal power dissipation will increase by a factor of two over the single ended dissipation. Thus, for an audio power amplifier such as the LM1876, which has two operational amplifiers in one package, the package dissipation will increase by a factor of four. To calculate the LM1876's maximum power dissipation point for a bridged load, multiply equation (1) by a factor of four.

This value of P<sub>DMAX</sub> can be used to calculate the correct size heat sink for a bridged amplifier application. Since the internal dissipation for a given power supply and load is increased by using bridged-mode, the heatsink's  $\theta_{SA}$  will have to decrease accordingly as shown by equation (3). Refer to the section, **Determining the Correct Heat Sink**, for a more detailed discussion of proper heat sinking for a given application.

#### SINGLE-SUPPLY AMPLIFIER APPLICATION

The typical application of the LM1876 is a split supply amplifier. But as shown in *Figure 3*, the LM1876 can also be used in a single power supply configuration. This involves using some external components to create a half-supply bias which is used as the reference for the inputs and outputs. Thus, the signal will swing around half-supply much like it swings around ground in a split-supply application. Along with proper circuit biasing, a few other considerations must be accounted for to take advantage of all of the LM1876 functions.

The LM1876 possesses a mute and standby function with internal logic gates that are half-supply referenced. Thus, to enable either the Mute or Standby function, the voltage at these pins must be a minimum of 2.5V above half-supply. In single-supply systems, devices such as microprocessors and simple logic circuits used to control the mute and standby functions, are usually referenced to ground, not half-supply. Thus, to use these devices to control the logic circuitry of the LM1876, a "level shifter," like the one shown in *Figure 5*, must be employed. A level shifter is not needed in a split-supply configuration since ground is also half-supply.





When the voltage at the Logic Input node is 0V, the 2N3904 is "off" and thus resistor R<sub>c</sub> pulls up mute or standby input to the supply. This enables the mute or standby function. When the Logic Input is 5V, the 2N3904 is "on" and consequently, the voltage at the collector is essentially 0V. This will disable the mute or standby function, and thus the amplifier will be in its normal mode of operation. R<sub>shift</sub>, along with C<sub>shift</sub>, creates an RC time constant that reduces transients when the mute or standby functions are enabled or disabled. Additionally, R<sub>shift</sub> limits the current supplied by the internal logic gates of the LM1876 which insures device reliability. Refer to the Mute Mode and Standby Mode sections in the **Application Information** section for a more detailed description of these functions.

#### CLICKS AND POPS

In the typical application of the LM1876 as a split-supply audio power amplifier, the IC exhibits excellent "click" and "pop" performance when utilizing the mute and standby modes. In addition, the device employs Under-Voltage Protection, which eliminates unwanted power-up and power-down transients. The basis for these functions are a stable and constant half-supply potential. In a split-supply application, ground is the stable half-supply potential. But in a single-supply application, the half-supply needs to charge up just like the supply rail,  $V_{\rm CC}$ . This makes the task of attaining a clickless and popless turn-on more challenging. Any uneven charging of the amplifier inputs will result in output clicks and pops due to the differential input topology of the LM1876.

### Application Information (Continued)

To achieve a transient free power-up and power-down, the voltage seen at the input terminals should be ideally the same. Such a signal will be common-mode in nature, and will be rejected by the LM1876. In *Figure 3*, the resistor R<sub>INP</sub> serves to keep the inputs at the same potential by limiting the voltage difference possible between the two nodes. This should significantly reduce any type of turn-on pop, due to an uneven charging of the amplifier inputs. This charging is based on a specific application loading and thus, the system designer may need to adjust these values for optimal performance.

As shown in *Figure 3*, the resistors labeled R<sub>BI</sub> help bias up the LM1876 off the half-supply node at the emitter of the 2N3904. But due to the input and output coupling capacitors in the circuit, along with the negative feedback, there are two different values of R<sub>BI</sub>, namely 10 kΩ and 200 kΩ. These resistors bring up the inputs at the same rate resulting in a popless turn-on. Adjusting these resistors values slightly may reduce pops resulting from power supplies that ramp extremely quick or exhibit overshoot during system turn-on.

#### AUDIO POWER AMPLIFIER DESIGN

#### Design a 15W/8 $\Omega$ Audio Amplifier

Given:

Power Output	15 Wrms
Load Impedance	8Ω
Input Level	1 Vrms(max)
Input Impedance	47 kΩ
Bandwidth	20 Hz – 20 kHz $\pm$ 0.25 dB

A designer must first determine the power supply requirements in terms of both voltage and current needed to obtain the specified output power.  $V_{OPEAK}$  can be determined from equation (4) and  $I_{OPEAK}$  from equation (5).

$$V_{OPEAK} = \sqrt{(2R_LP_O)}$$
(4)  
$$I_{OPEAK} = \sqrt{(2P_O)/R_L}$$
(5)

To determine the maximum supply voltage the following conditions must be considered. Add the dropout voltage to the peak output swing  $V_{OPEAK}$ , to get the supply rail at a current of  $I_{OPEAK}$ . The regulation of the supply determines the unloaded voltage which is usually about 15% higher. The supply voltage will also rise 10% during high line conditions. Therefore the maximum supply voltage is obtained from the following equation.

Max supplies  $\approx \pm (V_{OPEAK} + V_{OD}) (1 + regulation) (1.1)$ 

For 15W of output power into an  $8\Omega$  load, the required  $V_{OPEAK}$  is 15.49V. A minimum supply rail of 20.5V results from adding  $V_{OPEAK}$  and  $V_{OD}$ . With regulation, the maximum supplies are  $\pm 26V$  and the required  $I_{OPEAK}$  is 1.94A from equation (5). It should be noted that for a dual 15W amplifier into an  $8\Omega$  load the  $I_{OPEAK}$  drawn from the supplies is twice 1.94 Apk or 3.88 Apk. At this point it is a good idea to check the Power Output vs Supply Voltage to ensure that the required output power is obtainable from the device while maintaining low THD+N. In addition, the designer should verify that with the required power supply voltage and load impedance, that the required heatsink value  $\theta_{SA}$  is feasible given system cost and size constraints. Once the heatsink issues have been addressed, the required gain can be determined from Equation (6).

$$A_V \ge \sqrt{(P_OR_L)} / (V_{IN}) = V_{ORMS} / V_{INRMS} \tag{6}$$
 From equation 6, the minimum A<sub>V</sub> is: A<sub>V</sub> ≥ 11.

By selecting a gain of 21, and with a feedback resistor,  $R_f = 20 \text{ k}\Omega$ , the value of  $R_i$  follows from equation (7).

$$R_i = R_f (A_V - 1)$$
(7)

Thus with  $R_i = 1 \ k\Omega$  a non-inverting gain of 21 will result. Since the desired input impedance was 47 kΩ, a value of 47 kΩ was selected for  $R_{IN}$ . The final design step is to address the bandwidth requirements which must be stated as a pair of  $-3 \ dB$  frequency points. Five times away from a  $-3 \ dB$  point is 0.17 dB down from passband response which is better than the required  $\pm 0.25 \ dB$  specified. This fact results in a low and high frequency pole of 4 Hz and 100 kHz respectively. As stated in the **External Components** section,  $R_i$  in conjunction with  $C_i$  create a high-pass filter.

$$C_i \ge 1/(2\pi * 1 k\Omega * 4 Hz) = 39.8 \mu F;$$
 use 39  $\mu F$ 

The high frequency pole is determined by the product of the desired high frequency pole,  $f_H$ , and the gain,  $A_V$ . With a  $A_V=21$  and  $f_H=100$  kHz, the resulting GBWP is 2.1 MHz, which is less than the guaranteed minimum GBWP of the LM1876 of 5 MHz. This will ensure that the high frequency response of the amplifier will be no worse than 0.17 dB down at 20 kHz which is well within the bandwidth requirements of the design.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications