

54ACT/74ACT715•LM1882 Programmable Video Sync Generator

General Description

The 'ACT715/LM1882 is a 20-pin TTL-input compatible device capable of generating Horizontal, Vertical and Composite Sync and Blank signals for televisions and monitors. All pulse widths are completely definable by the user. The device is capable of generating signals for both interlaced and noninterlaced modes of operation. Equalization and serration pulses can be introduced into the Composite Sync signal when needed.

Four additional signals can also be made available when Composite Sync or Blank are used. These signals can be used to generate horizontal or vertical gating pulses, cursor position or vertical Interrupt signal.

The 'ACT715/LM1882 makes no assumptions concerning the system architecture. Line rate and field/frame rate are all a function of the values programmed into the data registers, the status register, and the input clock frequency.


Features

- Maximum Input Clock Frequency > 100 MHz
- Interlaced and non-interlaced formats available
- Separate or composite horizontal and vertical Sync and Blank signals available
- Complete control of pulse width via register programming
- All inputs are TTL compatible
- 8 mA drive on all outputs
- Default RS170/NTSC values mask programmed into registers
- Orderable as linear device LM1882CN or LM1882CM


Ordering Code: See Section 8

Connection Diagrams

Pin Assignment for DIP, Flatoak and SOIC




TL/F/10137-1



TL/F/10137-2

Logic Block Diagram



TL/F/10137-3

Pin Description

There are a Total of 13 inputs and 5 outputs on the 'ACT715/LM1882.

Data Inputs D0-D7: The Data Input pins connect to the Address Register and the Data Input Register.

ADDR/DATA: The ADDR/DATA signal is latched into the device on the falling edge of the LOAD signal. The signal determines if an address (0) or data (1) is present on the data bus.

L/HBYTE: The L/HBYTE signal is latched into the device on the falling edge of the LOAD signal. The signal determines if data will be read into the 8 LSB's (0) or the 4 MSB's (1) of the Data Registers. A 1 on this pin when an ADDR/DATA is a 0 enables Auto-Load Mode.

LOAD: The Load control pin loads data into the Address or Data Registers on the rising edge. ADDR/DATA and L/HBYTE data is loaded into the device on the falling edge of the clock. The Load pin has been implemented as a Schmitt trigger input for better noise immunity.

CLOCK: System Clock input from which all timing is derived. The clock pin has been implemented as a Schmitt trigger for better noise immunity.

CLR: The Clear pin is an asynchronous input that initializes the device when it is high. Initialization consists of setting all registers to their mask programmed values, and initializing all counters, comparators and registers. The clear pin has been implemented as a Schmitt trigger for better noise immunity.

ODD/EVEN: Output that identifies if display is in odd (HIGH) or even (LOW) field of interlace when device is in interlaced mode of operation. In noninterlaced mode of operation this input is always HIGH. Data can be serially scanned out on this pin during test mode.

VCSYNC: Outputs Vertical or Composite Sync signal based on value of the Status Register.

VCBLANK: Outputs Vertical or Composite Blanking signal based on value of the Status Register.

HBLHDR: Outputs Horizontal Blanking signal, Horizontal Gating signal or cursor position based on value of the Status Register.

HSYNVDR: Outputs Horizontal Sync signal, Vertical Gating signal or Vertical Interrupt signal based on value of Status Register.

Register Description

All of the data registers are 12 bits wide. Width's of all pulses are defined by specifying the start count and end count of all pulses. Horizontal pulses are specified with-respect-to the number of clock pulses per line and vertical pulses are specified with-respect-to the number of lines per frame.

REGO—STATUS REGISTER

The Status Register controls the mode of operation, the signals that are output and the polarity of these outputs.

Bits 0-2

B ₂	В1	B ₀	VCBLANK	VCSYNC	HBLHDR	HSYNVDR
0	0	0	CBLANK	CSYNC	HGATE	VGATE
0	0	1	VBLANK	CSYNC	HBLANK	VGATE
0	1	0	CBLANK	VSYNC	HGATE	HSYNC
0	1	1	VBLANK	VSYNC	HBLANK	HSYNC
1	0	0	CBLANK	CSYNC	CURSOR	VINT
1	0	1	VBLANK	CSYNC	HBLANK	VINT
1	1	0	CBLANK	VSYNC	CURSOR	HSYNC
1	1	1	VBLANK	VSYNC	HBLANK	HSYNC

Register Description (Continued)

Bits 3-4

B ₄	В3	Mode of Operation
0	0	Interlaced Double Serration and Equalization
0	1	Non Interlaced Double Serration
1	0	Illegal State
1	1	Non Interlaced Single Serration and Equalization

Bits 5-8

Bits 5 through 8 control the polarity of the outputs. A value of zero in these bit locations indicates a pulse active LOW. A value of 1 indicates an active HIGH pulse.

B5— VCBLANK Polarity

B6— VCSYNC Polarity

B7— HBLHDR Polarity

B8— HSYNVDR Polarity

Bits 9-11

Bits 9 through 11 enable several different features of the device.

B9— Enable Equalization/Serration Pulses (0)

Disable Equalization/Serration Pulses (1)

B10— Disable System Clock (0) Enable System Clock (1)

B11— Disable Counter Test Mode (0) Enable Counter Test Mode (1)

HORIZONTAL INTERVAL REGISTERS

The Horizontal Interval Registers determine the number of clock cycles per line and the characteristics of the Horizontal Sync and Blank pulses.

REG1- Horizontal Front Porch

REG2— Horizontal Sync Pulse End Time

REG3— Horizontal Blanking Width

REG4— Horizontal Interval Width # of Clocks per Line

VERTICAL INTERVAL REGISTERS

The Vertical Interval Registers determine the number of lines per frame, and the characteristics of the Vertical Blank and Sync Pulses.

REG5— Vertical Front Porch

REG6— Vertical Sync Pulse End Time

REG7- Vertical Blanking Width

REG8— Vertical Interval Width # of Lines per Frame

EQUALIZATION AND SERRATION PULSE SPECIFICATION REGISTERS

These registers determine the width of equalization and serration pulses and the vertical interval over which they occur.

REG 9— Equalization Pulse Width End Time

REG10- Serration Pulse Width End Time

REG11— Equalization/Serration Pulse Vertical

Interval Start Time

REG12— Equalization/Serration Pulse Vertical

Interval End Time

VERTICAL INTERRUPT SPECIFICATION REGISTERS

These Registers determine the width of the Vertical Interrupt signal if used.

REG13- Vertical Interrupt Activate Time

REG14- Vertical Interrupt Deactivate Time

CURSOR LOCATION REGISTERS

These 4 registers determine the cursor position location, or they generate separate Horizontal and Vertical Gating signals.

REG15— Horizontal Cursor Position Start Time

REG16- Horizontal Cursor Position End Time

REG17— Vertical Cursor Position Start Time

REG18— Vertical Cursor Position End Time

Signal Specification

HORIZONTAL SYNC AND BLANK SPECIFICATIONS

All horizontal signals are defined by a start and end time. The start and end times are specified in number of clock cycles per line. The start of the horizontal line is considered pulse 1 not 0. The horizontal counters start at 1 and count until HMAX. The value of HMAX must be divisible by 2. This limitation is imposed because during interlace operation this value is internally divided by 2 in order to generate serration and equalization pulses at 2 \times the horizontal frequency. Horizontal signals will change on the falling edge of the CLOCK signal. Signal specifications are shown below.

Horizontal Period (HPER) = REG(4) \times ckper

Horizontal Blanking Width = $[REG(3) - 1] \times ckper$

Horizontal Sync Width = $[REG(2) - REG(1)] \times ckper$

Horizontal Front Porch = $[REG(1) - 1] \times ckper$

VERTICAL SYNC AND BLANK SPECIFICATION

All vertical signals are defined in terms of number of lines per frame. This is true in both interlaced and noninterlaced modes of operation. Care must be taken to not specify the Vertical Registers in terms of lines per field. The vertical counter starts at the value of 1 and counts until the value of VMAX. No restrictions exist on the values placed in the vertical registers. Vertical Blank will change on the leading edge of HBLANK. Vertical Sync will change on the leading edge of HSYNC.

Vertical Frame Period (VPER) = REG(8) × hper

Vertical Field Period (VPER/n) = REG(8) \times hper/n

Vertical Blanking Width = $[REG(7) - 1] \times hper/n$

Vertical Syncing Width = $[REG(6) - REG(5)] \times hper/n$

Vertical Front Porch = $[REG(5) - 1] \times hper/n$

where n = 1 for noninterlaced

n = 2 for interlaced

COMPOSITE SYNC AND BLANK SPECIFICATION

Composite Sync and Blank signals are created by logically ANDing (ORing) the active LOW (HIGH) signals of the corresponding vertical and horizontal components of these signals. The Composite Sync signal may also include serration and/or equalization pulses. The serration pulse interval occurs in place of the Vertical Sync interval. Equalization pulses.

Signal Specification (Continued)

es occur preceding and/or following the serration pulses. The width and location of these pulses can be programmed through the registers shown below.

Horizontal Equalization PW = $[REG(9) - REG(1)] \times ckper$ Horizontal Serration PW = $[REG(4)/n + REG(1) - REG(10)] \times ckper$

Where n = 1 for noninterlaced single serration/equalization

n = 2 for noninterlaced double serration/equalization

n = 2 for interlaced operation

HORIZONTAL AND VERTICAL GATING SIGNALS

Horizontal and Vertical Gating Signals are available for use when Composite Sync and Blank signals are selected and the value of bit 2 of the status register is 0. The Vertical Gating signal will change in the same manner as that specified for the Vertical Blank.

Horizontal Gating Signal Width = $[REG(16) - REG(15)] \times ckper$

Vertical Gating Signal Width = [REG(18) − REG(17)] × hper

CURSOR POSITION AND VERTICAL INTERRUPT

The Cursor Position and Vertical Interrupt signal are available when Composite Sync and Blank signals are selected and bit 2 of the Status Register is set to the value of 1. The cursor position generates a single pulse of n clocks wide during every line that the cursor is specified. The signals are generated by logically ORing (ANDing) the active LOW (HIGH) signals specified by the registers used for generating Horizontal and Vertical Gating signals. The Vertical Interrupt signal generates a pulse during the vertical interval specified. The Vertical Interrupt signal will change in the same manner as that specified for the Vertical Blanking signal.

Horizontal Cursor Width = $[REG(16) - REG(15)] \times ckper$ Vertical Cursor Width = $[REG(18) - REG(17)] \times hper$ Vertical Interrupt Width = $[REG(14) - REG(13)] \times hper$




FIGURE 1. Horizontal Waveform Specification

VSYNC REG6

FIGURE 2. Vertical Waveform Specification

TL/F/10137-5

TL/F/10137-4


Addressing Logic

The register addressing logic is composed of two blocks of logic. The first is the address register and counter (ADDRCNTR), and the second is the address decode (ADDRDEC).

ADDRONTR LOGIC

Addresses for the data registers can be generated by one of two methods. Manual addressing requires that each byte of each register that needs to be loaded needs to be addressed. To load both bytes of all 19 registers would require a total of 57 Load cycles (19 Address and 38 Data cycles). Auto Addressing requires that only the initial register value be specified. The Auto Load sequence would require only 39 Load cycles to completely program all registers (1 Address and 38 Data). In the auto load sequence the low order byte of the data register will be written first followed by the high order byte on the next load cycle. At the time the High


Byte is written the address counter is incremented by 1. The counter has been implemented to loop on the initial value loaded into the address register. For example: If a value of 0 was written into the address register then the counter would count from 0 to 18 before resetting back to 0. If a value of 15 was written into the address register then the counter would count from 15 to 18 before looping back to 15. If a value greater than or equal to 18 is placed into the address register the counter will continuously loop on this value. Auto addressing is initiated on the falling edge of load when ADDRDATA is 0 and LHBYTE is 1. Incrementing and loading of data registers will not commence until the falling edge of LOAD after ADDRDATA goes to 1. The next rising edge of LOAD will load the first byte of data. Auto Incrementing is disabled on the falling edge of load after ADDRDATA and LHBYTE goes low.



TL/F/10137-7

Manual Addressing Mode

Cycle #	Load Falling Edge	Load Rising Edge			
1	Enable Manual Addressing	Load Address m			
2	Enable Lbyte Data Load	Load Lbyte m			
3	Enable Hbyte Data Load	Load Hbyte m			
4	Enable Manual Addressing	Load Address n			
5	Enable Lbyte Data Load	Load Lbyte n			
6	Enable Hbyte Data Load	Load Hbyte n			



TL/F/10137-8

Auto Addressing Mode

Cycle #	Load Falling Edge	Load Rising Edge
1	Enable Auto Addressing	Load Start Address n
2	Enable Lbyte Data Load	Load Lbyte (n)
3	Enable Hbyte Data Load	Load Hbyte (n); Inc Counter
4	Enable Lbyte Data Load	Load Lbyte (n + 1)
5	Enable Hbyte Data Load	Load Hbyte (n + 1); Inc Counter
6	Enable Manual Addressing	Load Address

Addressing Logic (Continued)

ADDRDEC LOGIC

The ADDRDEC logic decodes the current address and generates the enable signal for the appropriate register. The enable values for the registers and counters change on the falling edge of LOAD. Since the data registers are disabled at this time any overlap of enable signals will not cause register data to change. The following Addresses are used by the device.

Address 0

Status Register REG0

Address 1-18 Data Registers REG1-REG18

Address 19-21 Unused

Address 22/54 Restart Vector (Restarts Device)

Address 23/55 Clear Vector (Zeros All Registers)

Address 24-31 Unused

Address 32-50 Register Scan Addresses

Address 51-53 Counter Scan Addresses

Address 56-63 Unused

At any given time only one register at most is selected. It is possible to have no registers selected.

VECTORED CLEAR ADDRESS

Addresses 23 (17H) or 55 (37H) is used to clear all registers simultaneously. This function may be desirable to use prior to loading new data into the Data or Status Registers. This address is read into the device in a similar fashion as all of the other registers.

VECTORED RESTART ADDRESS

The function of addresses 22 (16H) or 54 (36H) are similar to that of the CLR pin except that the programming of the registers is not affected. It is recommended but not required that this address is read after the initial device configuration load sequence.

SCAN MODE LOGIC

A scan mode is available in the ACT715/LM1882 that allows the user to non-destructively verify the contents of the registers. Scan mode is invoked through reading a scan address into the address register. The scan address of a given register is defined by the Data register address + 32. The internal Clocking signal is disabled when a scan address is read. Disabling the clock freezes the device in it's present state. Data can then be serially scanned out of the data registers through the ODD/EVEN Pin. The value of the two horizontal counters and 1 vertical counter can also be scanned out by using address numbers 51–53.

Normal device operation can be resumed by latching in a non-scan address. As the scanning of the registers is a non-destructive scan, the device will resume correct operation from the point at which it was halted.

RS170 Default Register Values

The tables below show the values programmed for the RS170 Format and how they compare against the actual EIA RS170 Specifications. The default signals that will be displayed are CSYNC, CBLANK, HDRIVE and VDRIVE. The device initially starts at the beginning of the odd field of interlace. All signals have active low pulses and the clock is disabled at power up. Registers 13 and 14 are not involved in the actual signal information. If the Vertical Interrupt was selected a pulse indicating the active lines would be displayed.

Reg	D Va	Value H Register Description		
REG0	0	000	Status Register	
REG1	23	017	HFP End Time	
REG2	91	05B	HSYNC Pulse End Time	
REG3	157	09D	HBLANK Pulse End Time	
REG4	910	38E	Total Horizontal Clocks	
REG5	7	007	VFP End Time	
REG6	13	00D	VSYNC Pulse End Time	
REG7	41	029	VBLANK Pulse End Time	
REG8	525	20D	Total Vertical Lines	
REG9	57	038	Equalization Pulse End Time	
REG10	410	19A	Serration Pulse Start Time	
REG11	1	001	Pulse Interval Start Time	
REG12	19	013	Pulse Interval End Time	
REG13	41	029	Vertical Interrupt Activate Time	
REG14	526	20E	Vertical Interrupt Deactivate Time	
REG15	911	38F	Horizontal Drive Start Time (1)	
REG16	92	05C	Horizontal Drive End Time	
REG17	1	001	Vertical Drive Start Time	
REG18	21	015	Vertical Drive End Time	

	Rate	Period		
Input Clock	14.31818 MHz	69.841 ns		
Line Rate	15.73426 kHz	63.556 μs		
Field Rate	59.94 Hz	16.683 ms		
Frame Rate	29.97 Hz	33.367 ms		

Signal	Width	μ\$	%Н	Specification (μs)		
HFP	22 Clocks	1.536		1.5 ±0.1		
HSYNC Width	68 Clocks	4.749	7.47	4.7 ±0.1		
HBLANK Width	156 Clocks	10.895	17.15	10.9 ±0.2		
HDRIVE Width	91 Clocks	6.356	10.00	0.1H ±0.005H		
HEQP Width	34 Clocks	2.375	3.74	2.3 ±0.1		
HSERR Width	68 Clocks	4.749	7.47	4.7 ±0.1		
HPER IOD	910 Clocks	63.556	100			

RS170 Default Register Values (Continued)

Signal	Width	μs	%V	Specification
VFP	3 Lines	190.67		6 EQP Pulses
VSYNC Width	3 Lines	190.67		6 Serration Pulses
VBLANK Width	20 Lines	1271.12	7.62	0.075V ± 0.005V
VDRIVE Width	11.0 Lines	699.12	4.20	0.04V ± 0.006V
VEQP Intrvi	9 Lines		3.63	9 Lines/Field
VPERIOD (field)	262.5 Lines	16.683 ms		16.683 ms/Field
VPERIOD (frame)	525 Lines	33.367 ms		33.367 ms/Frame

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Diode Current (IIK)	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (V _I)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (IOK)	
$V_O = -0.5V$	−20 mA
$V_O = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (VO)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I _O)	± 15 mA
DC V _{CC} or Ground Current	
per Output Pin (ICC or IGND)	± 20 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Junction Temperature (T _J)	
CDIP	175°C
DDID	14000

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC}) 'ACT/LM1882 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (VO) 0V to V_{CC} Operating Temperature (TA) 74ACT/LM1882 -40°C to +85°C 54ACT/LM1882 -55°C to +125°C Minimum Input Edge Rate (ΔV/Δt) 'AC Devices V_{IN} from 30% to 70% of V_{CC} 125 mV/ns V_{CC} @ 3.3V, 4.5V, 5.5V Minimum Input Edge Rate ($\Delta V/\Delta t$) 'ACT/LM1882 Devices V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V 125 mV/ns

DC Characteristics For 'ACT Family Devices over Operating Temperature Range (unless otherwise specified)

			74ACT/LM1882 V _{CC} (V) T _A = +25°C C _L = 50 pF		54ACT/LM1882	74ACT/LM1882			
Symbol	Parameter				T _A = -55°C to + 125°C C _L = 50 pF	C IA = -40°C		Conditions	
			Тур	yp Guaranteed Limits					
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4		4.4 5.4	V V	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86		3.76 4.76	V V	$V_{IN} = V_{IL}/V_{IH}$ $I_{OH} = -8 \text{ mA}$	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1		0.1 0.1	V V	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36		0.44 0.44	V V	$V_{IN} = V_{IL}/V_{IH}$ $I_{OH} = +8 \text{ mA}$	
l _{OLD}	Minimum Dynamic Output Current	5.5				32.0	mA	V _{OLD} = 1.65V	

^{*}All outputs loaded; thresholds on input associated with input under test.

DC Characteristics

For 'ACT Family Devices over Operating Temperature Range (unless otherwise specified) (Continued)

Symbol			74ACT/LM1882 T _A = +25°C C _L = 50 pF		54ACT/LM1882 74ACT/LM1882				
	Parameter	V _{CC} (V)			T _A = -55°C to +125°C C _L = 50 pF	T _A = -40°C to +85°C	Units	Conditions	
			Typ Guaranteed Limits						
I _{OHD}	Minimum Dynamic Output Current	5.5				-32.0	mA	V _{OHD} = 3.85V	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1		± 1.0	μΑ	V _I = V _{CC} , GND	
lcc	Supply Current Quiescent	5.5		8.0		80	μА	V _{IN} = V _{CC} , GND	
Ісст	Maximum I _{CC} /Input	5.5	0.6			1.5	mA	$V_{IN} = V_{CC} - 2.1V$	

Note 1: Test Load 50 pF, 500Ω to Ground.

AC Electrical Characteristics: See Section 2 for Waveforms

Symbol			74ACT/LM1882			54ACT/LM1882		74ACT/LM1882			
	Parameter (V)		T _A = +25°C C _L = 50 pF			$T_A = -55^{\circ}C$ to + 125°C $C_L = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	Min	Max	1	
f _{MAXI}	Interlaced f _{MAX} (HMAX/2 is ODD)	5.0	170	190				150		MHz	
f _{MAX}	Non-Interlaced f _{MAX} (HMAX/2 is EVEN)	5.0	190	220				175		MHz	
t _{PLH1}	Clock to Any Output	5.0	4.0	13.0	15.5			3.5	18.5	ns	2-3, 4
t _{PLH2}	Clock to ODDEVEN (Scan Mode)	5.0	4.5	15.0	17.0			3.5	20.5	ns	2-3, 4
t _{PLH3}	Load to Outputs	5.0	4.0	11.5	16.0			3.0	19.5	ns	2-3, 4

Capacitance

Symbol	Parameter	Тур	Units	Conditions		
C _{IN}	Input Capacitance	7.0	pF	$V_{CC} = 5.0V$		
C _{PD}	Power Dissipation Capacitance	17.0	pF	V _{CC} = 5.0V		

AC Operating	Requirements:	See Section 2 for Waveforms
--------------	---------------	-----------------------------

Symbol		V _{CC} (V)	74ACT/LM1882 T _A = +25°C		54ACT/LM1882	74ACT/LM1882		
	Parameter				$T_A = -55^{\circ}C$ $T_A = -40^{\circ}C$ to +85°C		Units	Fig. No.
			Тур		Guaranteed Minimums			
t _{sc}	Control Setup Time ADDR/DATA to LOAD – L/HBYTE to LOAD –	5.0	3.0 3.0	4.0 4.0		4.5 4.5	ns ns	2-7 2-7
t _{sd}	Data Setup Time D7-D0 to LOAD+	5.0	2.0	4.0		4.5	ns	2-7
t _{hc}	Control Hold Time LOAD – to ADDR/DATA LOAD – to L/HBYTE	5.0	0	1.0 1.0		1.0 1.0	ns ns	2-7 2-7
t _{hd}	Data Hold Time LOAD+ to D7-D0	5.0	1.0	2.0		2.0	ns	2-7
t _{rec}	LOAD+ to CL- (Note 1)	5.0	5.5	7.0		8.0	ns	2-3, 7
t _{wld} – t _{wld} +	Pulse Width Load Low Load High	5.0 5.0	3.0 3.0	5.5 5.0		5.5 7.5	ns ns	2-3 2-3
twclr	CLR Pulse Width HIGH	5.0	5.5	6.5		9.5	ns	2-3
t _{wck}	CLOCK Width (High or Low)	5.0	2.5	3.0		3.5	ns	2-3

Note 1: Removal of Vectored Reset to Clock.

