

LM2725, LM2726

www.ti.com

SNVS144C-MAY 2004-REVISED OCTOBER 2012

LM2725/LM2726 High Speed Synchronous MOSFET Drivers

Check for Samples: LM2725, LM2726

FEATURES

- High Peak Output Current
- Adaptive Shoot-Through Protection
- 36V SW Pin Absolute Maximum Voltage
- Input Under-Voltage-Lock-Out
- Typical 20ns Internal Delay
- Plastic 8-pin SOIC Package

APPLICATIONS

- High Current DC/DC Power Supplies
- High Input Voltage Switching Regulators
- Microprocessors

DESCRIPTION

The LM2725/LM2726 is a family of dual MOSFET drivers that drive both the top MOSFET and bottom MOSFET in a push-pull structure simultaneously. It takes a logic level PWM input and splits it into two complimentary signals with a typical 20ns dead time in between. The built-in shoot-through protection circuitry prevents the top and bottom FETs from turning on simultaneously. With a bias voltage of 5V, the peak sourcing and sinking current for each driver of the LM2725 is about 1.2A and that of the LM2726 is about 3A. In an SOIC-8 package, each driver is able to handle 50mA average current. When EN signal is asserted the input UVLO (Under Voltage Lock Out) ensures that all the driver outputs stay low until the supply rail exceeds the power-on threshold during system power on, or after the supply rail drops below power-on threshold by a specified hysteresis during system power down. The cross-conduction protection circuitry detects both the driver outputs and will not turn on a driver until the other driver output is low. The top gate bias voltage needed by the top MOSFET can be obtained through an external bootstrap structure. Minimum input pulse width is as low as 55ns.

Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Connection Diagram

8-Lead Small Outline Package





Pin Functions

Pin Descriptions

Pin	Name	Function
1	SW	Top driver return. Should be connected to the common node of top and bottom FETs.
2	HG	Top gate drive output.
3	CBOOT	Bootstrap. Accepts a bootstrap voltage for powering the high-side driver.
4	PWM_IN	Accepts a 5V-logic control signal.
5	EN	Chip Enable. Active HIGH. Must be asserted during power up and down.
6	VCC	Connect to +5V supply.
7	LG	Bottom gate drive output.
8	GND	Ground.

Block Diagram





SNVS144C - MAY 2004 - REVISED OCTOBER 2012



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

ORDER NUMBER	PACKAGE TYPE	STATUS
LM2726M	SOIC	NRND
LM2726M/NOPB	SOIC	NRND

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Absolute Maximum Ratings ⁽¹⁾

VCC	7.5V
СВООТ	42V
CBOOT to SW	8V
SW to PGND	36V
Junction Temperature	+150°C
Power Dissipation	720mW
Storage Temperature	−65° to 150°C
ESD Susceptibility Human Body Model ⁽³⁾	1 kV
Soldering Time, Temperature	10sec., 300°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating ratings are conditions under which the device operates correctly. The gaurnteed specifications apply only for the listed test conditions. Some performance characteristics may degrade when the part is not operated under listed conditions.

(2) Maximum allowable power dissipation is a function of the maximum junction temperature, T_{JMAX} , the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{MAX} = (T_{JMAX} - T_A) / \theta_{JA}$. The junction-to-ambient thermal resistance, θ_{JA} , for LM2725/LM2726 is 172°C/W. For a T_{JMAX} of 150°C and T_A of 25°C, the maximum allowable power dissipation is 0.7W.

(3) ESD machine model susceptibility is 100V.

Operating Ratings ⁽¹⁾

VCC	4V to 7V
Junction Temperature Range	0° to 125°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating ratings are conditions under which the device operates correctly. The gaurnteed specifications apply only for the listed test conditions. Some performance characteristics may degrade when the part is not operated under listed conditions.



Electrical Characteristics LM2725

VCC = CBOOT = 5V, SW = GND = 0V, unless otherwise specified. Typicals and limits appearing in plain type apply for $T_A = T_J = +25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire operating temperature range.

Symbol	Parameter	Condition	Min	Тур	Max	Units
POWER SUPPL	_Y			1		
I _{q_op}	Operating Quiescent Current	PWM_IN = 0V		180	250	μA
I _{q_sd}	Shutdown Quiescent Current	EN = 0V, PWM_IN = 0V		0.5	15	μA
TOP DRIVER						
	Peak Pull-Up Current	Test Circuit 1, $V_{\text{bias}} = 5V$, R = 0.1 Ω		1.2		А
	Pull-Up Rds_on	$I_{CBOOT} = I_{HG} = 0.7A$		2.4		Ω
	Peak Pull-down Current	Test Circuit 2, $V_{\text{bias}} = 5V$, R = 0.1 Ω		-1.0		А
	Pull-down Rds_on	$I_{SW} = I_{HG} = 0.7A$		1.4		Ω
t ₄	Rise Time	Timing Diagram, $C_{LOAD} = 3.3$ nF		17		ns
t ₆	Fall Time			10		ns
t ₃	Pull-Up Dead Time	Timing Diagram		23		ns
t ₅	Pull-Down Delay	Timing Diagram, from PWM_IN Falling Edge		21		ns
BOTTOM DRIV	ER					
	Peak Pull-Up Current	Test Circuit 3, V_{bias} = 5V, R = 0.1 Ω		1.2		A
	Pull-up Rds_on	$I_{VCC} = I_{LG} = 0.7A$		2.6		Ω
	Peak Pull-down Current	Test Circuit 4, V_{bias} = 5V, R = 0.1 Ω		-2		A
	Pull-down Rds_on	$I_{GND} = I_{LG} = 0.7A$		0.65		Ω
t ₈	Rise Time	Timing Diagram, $C_{LOAD} = 3.3nF$		18		ns
t ₂	Fall Time			6		ns
t ₇	Pull-up Dead Time	Timing Diagram		28		ns
t ₁	Pull-down Delay	Timing Diagram, from PWM_IN Rising Edge		15		ns
LOGIC						
V _{uvlo_up}	Power On Threshold	VCC rises from 0V toward 5V		3.0		V
V _{uvlo_dn}	Under-Voltage-Lock-Out Threshold			2.5		V
V _{uvlo_hys}	Under-Voltage-Lock-Out Hysteresis			0.5		V
V _{IH_EN}	EN Pin High Input		2.4			V
V _{IL_EN}	EN Pin Low Input				0.8	V
I _{leak_EN}	EN Pin Leakage Current	EN = VCC = 5V	-2		2	μA
		VCC = 5V, EN = 0V	-2		2	μΑ
t _{on_min}	Minimum Positive Input Pulse Width			55		
t _{off_min}	Minimum Negative Input Pulse Width (2)			55		– ns

(1) If after a rising edge, a falling edge occurs sooner than the specified value, the IC may intermittently fail to turn on the bottom gate when the top gate is off. As the falling edge occurs sooner and sooner, the driver may start to ignore the pulse and produce no output.

(2) If after a falling edge, a rising edge occurs sooner than the specified value, the IC may intermittently fail to turn on the top gate when the bottom gate is off. As the rising edge occurs sooner and sooner, the driver may start to ignore the pulse and produce no output.

Electrical Characteristics LM2725 (continued)

VCC = CBOOT = 5V, SW = GND = 0V, unless otherwise specified. Typicals and limits appearing in plain type apply for $T_A = T_J = +25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire operating temperature range.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IH_PWM}	PWM_IN High Level Input Voltage	When PWM_IN pin goes high from 0V	2.4			N/
V _{IL_PWM}	PWM_IN Low Level Input Voltage	When PWM_IN pin goes low from 5V			0.8	V

Electrical Characteristics LM2726

VCC = CBOOT = 5V, SW = GND = 0V, unless otherwise specified. Typicals and limits appearing in plain type apply for $T_A = T_J = +25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire operating temperature range.

Symbol	Parameter	Condition	Min	Тур	Max	Units
POWER SUPPI	LY					
I _{q_op}	Operating Quiescent Current	PWM_IN = 0V		185	250	μA
I _{q_sd}	Shutdown Quiescent Current	$EN = 0V, PWM_IN = 0V$		0.5	15	μA
TOP DRIVER		- I			l	1
	Peak Pull-Up Current	Test Circuit 1, $V_{bias} = 5V$, R = 0.1 Ω		3.0		А
	Pull-Up Rds_on	$I_{CBOOT} = I_{HG} = 1.0A$		1.2		Ω
	Peak Pull-down Current	Test Circuit 2, $V_{bias} = 5V$, R = 0.1 Ω		-3.2		А
	Pull-down Rds_on	$I_{SW} = I_{HG} = 1.0A$		0.5		Ω
t ₄	Rise Time	Timing Diagram, C _{LOAD} = 3.3nF		17		ns
t ₆	Fall Time			12		ns
t ₃	Pull-Up Dead Time	Timing Diagram		19		ns
t ₅	Pull-Down Delay	Timing Diagram, from PWM_IN from Falling Edge		27		ns
BOTTOM DRIV	ER			-j		
	Peak Pull-Up Current	Test Circuit 3, $V_{bias} = 5V$, R = 0.1 Ω		3.2		А
	Pull-up Rds_on	$I_{VCC} = I_{LG} = 1.0A$		1.1		Ω
	Peak Pull-down Current	Test Circuit 4, $V_{bias} = 5V$, R = 0.1 Ω		-3.2		А
	Pull-down Rds_on	$I_{GND} = I_{LG} = 1.0A$		0.6		Ω
t ₈	Rise Time	Timing Diagram, $C_{LOAD} = 3.3$ nF		17		ns
t ₂	Fall Time			14		ns
t ₇	Pull-up Dead Time	Timing Diagram		12		ns
t ₁	Pull-down Delay	Timing Diagram, from PWM_IN Rising Edge		13		ns
LOGIC						
V _{uvlo_up}	Power On Threshold	VCC rises from 0V toward 5V		2.8		V
V _{uvlo_dn}	Under-Voltage-Lock-Out Threshold			2.5		V
V _{uvlo_hys}	Under-Voltage-Lock-Out Hysteresis			0.3		V
V _{IH_EN}	EN Pin High Input		2.4			V
V _{IL_EN}	EN Pin Low Input				0.25	V
I _{leak_EN}	EN Pin Leakage Current	EN = VCC = 5V	-2		2	
		VCC = 5V, EN = 0V	-2		2	μA



Electrical Characteristics LM2726 (continued)

VCC = CBOOT = 5V, SW = GND = 0V, unless otherwise specified. Typicals and limits appearing in plain type apply for $T_A = T_1 = +25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire operating temperature range.

Symbol	Parameter	Condition	Min	Тур	Max	Units
t _{on_min}	Minimum Positive Input Pulse Width			55		
t _{off_min}	Minimum Negative Input Pulse Width			55		ns
V _{IH_PWM}	PWM_IN High Level Input Voltage	When PWM_IN pin goes high from 0V	2.4			
V _{IL_PWM}	PWM_IN Low Level Input Voltage	When PWM_IN pin goes low from 5V			0.25	V

(1) If after a rising edge, a falling edge occurs sooner than the specified value, the IC may intermittently fail to turn on the bottom gate when the top gate is off. As the falling edge occurs sooner and sooner, the driver may start to ignore the pulse and produce no output.

(2) If after a falling edge, a rising edge occurs sooner than the specified value, the IC may intermittently fail to turn on the top gate when the bottom gate is off. As the rising edge occurs sooner and sooner, the driver may start to ignore the pulse and produce no output.

TEST CIRCUIT DIAGRAMS







Figure 3. Enable Pin Shutdown

6



SNVS144C-MAY 2004-REVISED OCTOBER 2012

Test Circuits

www.ti.com

















SNVS144C-MAY 2004-REVISED OCTOBER 2012

$$I_{pull_up} = \frac{V_x}{R}$$

$$I_{pull_down} = \frac{V_{bias} - V_x}{R}$$
(1)
(2)

$$R_{ds_pull_up} = \frac{V_{bias} - V_x}{V_x} \cdot R$$

$$\mathsf{R}_{\mathsf{ds_pull_down}} = \frac{\mathsf{V}_{\mathsf{x}}}{\mathsf{V}_{\mathsf{bias}} - \mathsf{V}_{\mathsf{x}}} \cdot \mathsf{R}$$

Typical Waveforms



Figure 8. Switching Waveforms of Test Circuit



Figure 10. When Input Goes Low





Figure 9. When Input Goes High



Figure 11. Minimum Positive Pulse



Figure 13. Normal Operation at 250kHz





www.ti.com

(3)

(4)



SNVS144C - MAY 2004 - REVISED OCTOBER 2012

www.ti.com

Functional Description

The LM2725/2726 drivers were designed to be used in systems supporting low-power states, such as notebook computers' Suspend-To-RAM (STR), etc. A typical application scenario would be powering up and powering down the driver while having EN asserted, i.e. at logic high level. During a low-power state of the whole system when the load is not powered, the EN input can be pulled to logic low level to shutdown the driver thus reducing its power.

The EN pin functions as a "Chip Enable." When it is asserted high, the chip is fully powered on and fully functional. When the EN pin is low, the power is disconnected from the internal POR (Power-On-Reset) and the bandgap reference blocks by a P-FET. This is done to lower the quiescent current Iq from 180 μ A typical in normal operation to 0.5 μ A typical in shutdown mode. The HG and LG drivers are still powered to maintain the external NFETs.

The POR circuit also performs the UVLO (Under Voltage Lockout) function and, therefore, the POR must be powered on during the driver powering up and down. This means that the EN pin must be allowed to transition high or low with the VCC rail. Having the EN pin low during startup prevents the POR circuit from biasing up, which can potentially cause an unpredicted state in the HG output.

The HG high-side driver circuit includes a latch. A signal from the POR block resets the latch, turning HG output off. Without the POR signal, this latch may be indeterminate in its initial state upon powering up. The slew rate of CB-SW voltage may affect the latch's initial state, as well as normal leakage paths through the transistors controlling the latch.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LM2726M	NRND	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM		2726 M	
LM2726M/NOPB	NRND	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		2726 M	
LM2726MX	NRND	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM		2726 M	
LM2726MX/NOPB	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		2726 M	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jan-2013

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated