LINEAR INTEGRATED CIRCUITS



PRELIMINARY DATA

QUAD VOLTAGE COMPARATOR

The LM 339 and the LM 339A are monolithic integrated circuits in a 14-lead dual in-line plastic package and in a 14-lead micropackage. They consists of four independent precision voltage comparators and are specially designed to offer a versatility as high as possible; application areas include limit comparators, A/D converters, waveforms generators, high voltage logic gates and so on. Furthermore, the open collector output stage provides easy interfacing with all types of logic circuitry. The LM 339/LM 339A main features are:

- Wide supply range (2 to 36V)
- Single or split supply operation
- Very low current consumption (0.8 mA, regardless of supply voltage)
- Ground input compatibility
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems
- Output short circuit to ground continuous

ABSOLUTE MAXIMUM RATINGS

V	Supply voltage	± 18 or +36	v
Vs Vi	Input voltage range	-0.3 to 36	v
v,	Differential input voltage	36	v
li.	Input current ($V_{in} < -0.3 V_{dc}$)	50	mΑ
Ptot	Total power dissipation at $T_{amb} = 25^{\circ}C$	600	mW
Ton	Operating temperature	0 to 70	°C
T _{stg} .	Storage and junction temperature	-65 to 150	°C

MECHANICAL DATA

Dimensions in mm





CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)



Туре	DIP14	SO-14
LM 339	LM 339N	LM 339CM
LM 339A	LM 339AN	-

SCHEMATIC DIAGRAM

(each section)



THERMA	AL DATA	DIP-14	SO-14	
R _{th j-amb}	Thermal resistance junction-ambient	max	200 ° C/W	200 °C/W*

* Measured with the device mounted on a ceramic substrate (25 x 16 x 0.6 mm).



ELECTRICAL CHARACTERISTICS ($V_s = +5V$ for the LM 339; $V_s = +15V$ for the LM 339A;

 $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Parameter		Test conditions		LM 339A			L339			
				Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Vos	Input offset voltage	At out.switch point; $V_0 \approx 1.4V; R_g = 0$ $V_{REF} \approx 1.4 V_{dc}$:		± 1	± 2		± 2	± 5	mV
			T _{amb} = 0 to 70°C			± 4			± 9	
Чb	Input bias current	Output in linear			25	250		25	250	
	(1)	range	T _{amb} = 0 to 70°C			400			400	
los	Input offset				± 5	±50		± 5	±50	
	current		$T_{amb} = 0$ to $70^{\circ}C$			±150			±150	nA
	Input Common-			0		Vs-1.5	0		V _s -1.5	
	Mode voltage range (2)		T _{amb} = 0 to 70°C	0		V _s -2	0		V _s -2	
۱ _s	Supply current	R_= ∞	R_= ∞			2		0,8	2	mA
Gv	Voltage gain	$R_L \ge 15 K\Omega$		94	106	1		106		dB
	Large signal response time	V _{IN} = TTL logic swing; V _{REF} = +1.4V; R _L = 5.1 KΩ V _{RL} = 5V			300			300		nsec
	Response time (3)	V _{RL} = 5V; R _L = 5.1 KΩ			1.3	_		1.3		μsec
1 ₀	Output sink current	V _{IN(−)} ≥ 1V; V _o ≤ 1.5V	$V_{IN(+)} = 0V;$	6	16		6	16		mA
Vsat	Output saturation voltage	aturation $V_{IN(-)} \ge 1V$			250	500		250	500	<u> </u>
		V _{IN(+)} =0V I _{sink} ≤ 4 mA	$T_{amb} = 0$ to $70^{\circ}C$			700			700	mv
lo leak	√Output leakage current	t leakage t $V_{ N(+)} \ge 1V$ $V_o = 5V$ t $V_{ N(-)} = 0V$ $T_{amb} = 0 \text{ to } 70^{\circ}$ $V_o = 30V$	V _o = 5V		0.1			0.1		nA
			$T_{amb} = 0$ to $70^{\circ}C$ V _o = 30V			1		Γ	1	μA
	Differential input voltage	All V _{IN} ≥ 0V (or supply is used);	-V _s if split T _{amb} = 0 to 70°C			36			36	v

Notes: (1) The direction of the current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading change exists on the reference or input lines.

(2) If either input of any comparators goes more negative than 0.3V below ground, a parasitic transistor turns on causing high input current and possible faulty outputs. This condition is not destructive providing the input current is limited to less than 50 mA.

(3) The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 nsec can be obtained.



APPLICATION INFORMATION

The LM 339 includes four high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output is inadvertently allowed to capacitively couple to the inputs via stray capacitance. That occurs during the output voltage transitions, when the comparator changes state.

To minimize this problem, PC board layout should be designed to reduce stray input-output coupling; reducing the input resistors to less than 10 K Ω reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible.

It is good design practice to ground all unused pins.

The differential input voltage may be larger than positive supply without damaging the device. Note that voltages more negative than -0.3V should not be used: an input clamping diode can be used as protection.

The output of the LM 339 is the uncommitted collector of a NPN transistor with grounded emitter. This allows the device to be used like any open-collector gate providing the OR-wide facility.

The output sink current capability is approximately 16 mA; if this limit is exceeded, the output transistor will come out of saturation and the output voltage will rise very rapidly.

Under this limit, the output saturation voltage is limited by the approximatively $60 \Omega r_{sat}$ of the output transistor.



Fig. 2 - Non-inverting comparator with Hysteresis









Fig. 4 - Driving C/MOS



Fig. 5 - Driving TTL





APPLICATION INFORMATION (continued)

Fig. 6 - AND gate

















Fig. 11 - ORing the outputs





APPLICATION INFORMATION (continued)

Fig. 12 - Peak audio level display



Fig. 13 - PC Board and component layout of the circuit of fig. 12



Fig. 14 - Zero crossing detector (single supply)



D1 prevents input from going negative by more than $0.6 \ensuremath{\mathsf{V}}$:

R1 + R2 = R3

 $R3 \le \frac{R5}{10}$ for smaller error in zero crossing

Fig. 15 - Zero crossing detector (split supplies)

 $V_{\rm INmin} \approx 0.4V$ peak for 1% phase distortion ($\Delta \theta$)

