

LM5019

#### SNVS788B-JANUARY 2012-REVISED FEBRUARY 2012

## LM5019 100V, 100mA Constant On-Time Synchronous Buck Regulator

#### Check for Samples: LM5019

### **FEATURES**

- Wide 9V to 100V Input Range
- Integrated 100V, High and Low Side Switches
- No Schottky Required
- Constant On-Time Control
- No Loop Compensation Required
- Ultra-Fast Transient Response
- Nearly Constant Operating Frequency
- Intelligent Peak Current Limit
- Adjustable Output Voltage from 1.225V
- Precision 2% Feedback Reference

- Frequency Adjustable to 1MHz
- Adjustable Undervoltage Lockout
- Remote Shutdown
- Thermal Shutdown

### APPLICATIONS

- Smart Power Meters
- Telecommunication Systems
- Automotive Electronics
- Isolated Bias Supply

## DESCRIPTION

The LM5019 is a 100V, 100mA synchronous step-down regulator with integrated high side and low side MOSFETs. The constant-on-time (COT) control scheme employed in the LM5019 requires no loop compensation, provides excellent transient response, and enables very low step-down ratios. The on-time varies inversely with the input voltage resulting in nearly constant frequency over the input voltage range. A high voltage startup regulator provides bias power for internal operation of the IC and for integrated gate drivers.


A peak current limit circuit protects against overload conditions. The undervoltage lockout (UVLO) circuit allows the input undervoltage threshold and hysteresis to be independently programmed. Other protection features include thermal shutdown and bias supply undervoltage lockout.

The LM5019 is available in LLP-8 and PSOP-8 plastic packages.

### Packages

- LLP-8
- PSOP-8


## **Typical Application**




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



#### **Connection Diagram**









Pin	Name	Description	Application Information
1	RTN	Ground	Ground connection of the integrated circuit.
2	V <sub>IN</sub>	Input Voltage	Operating input range is 9V to 100V.
3	UVLO	Input Pin of Undervoltage Comparator	Resistor divider from $V_{IN}$ to UVLO to GND programs the undervoltage detection threshold. An internal current source is enabled when UVLO is above 1.225V to provide hysteresis. When UVLO pin is pulled below 0.66V externally, the parts goes in shutdown mode.
4	R <sub>ON</sub>	On-Time Control	A resistor between this pin and $V_{\text{IN}}$ sets the switch on-time as a function of $V_{\text{IN}}$ . Minimum recommended on-time is 100ns at max input voltage.
5	FB	Feedback	This pin is connected to the inverting input of the internal regulation comparator. The regulation level is 1.225V.
6	V <sub>CC</sub>	Output From the Internal High Voltage Series Pass Regulator. Regulated at 7.6V	The internal $V_{CC}$ regulator provides bias supply for the gate drivers and other internal circuitry. A 1.0µF decoupling capacitor is recommended.
7	BST	Bootstrap Capacitor	An external capacitor is required between the BST and SW pins ( $0.01\mu$ F ceramic). The BST pin capacitor is charged by the V <sub>CC</sub> regulator through an internal diode when the SW pin is low.
8	SW	Switching Node	Power switching node. Connect to the output inductor and bootstrap capacitor.
	EP	Exposed Pad	Exposed pad must be connected to RTN pin. Connect to system ground plane on application board for reduced thermal resistance.

#### **Pin Functions**

## . . . . . . . . . . . .



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



#### www.ti.com

#### Absolute Maximum Ratings (1)

V <sub>IN</sub> , UVLO to RTN	-0.3V to 100V
SW to RTN	-1.5V to V <sub>IN</sub> +0.3V
BST to V <sub>CC</sub>	100V
BST to SW	13V
R <sub>ON</sub> to RTN	-0.3V to 100V
V <sub>CC</sub> to RTN	-0.3V to 13V
FB to RTN	-0.3V to 5V
ESD Rating (Human Body Model <sup>(2)</sup>	2kV
Lead Temperature <sup>(3)</sup>	200°C
Storage Temperature Range	-55°C to +150°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics. The RTN pin is the GND reference electrically connected to the substrate.

(2) The human body model is a 100pF capacitor discharged through a  $1.5k\Omega$  resistor into each pin.

(3) For detailed information on soldering plastic PSOP package, refer to the Packaging Data Book available from National Semiconductor Corporation. Max solder time not to exceed 4 seconds.

## Operating Ratings <sup>(1)</sup>

V <sub>IN</sub> Voltage	9V to 100V
Operating Junction Temperature	-40°C to +125°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics. The RTN pin is the GND reference electrically connected to the substrate.



ÈXAS

## **Electrical Characteristics**

Specifications with standard typeface are for  $T_J = 25^{\circ}$ C, and those with **boldface** type apply over full Operating Junction Temperature range.  $V_{IN} = 48$ V, unless otherwise stated. See <sup>(1)</sup>.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sup>CC</sup> Supply						
√ <sub>CC</sub> Reg	V <sub>CC</sub> Regulator Output	$V_{IN} = 48V, I_{CC} = 20mA$	6.25	7.6	8.55	V
	V <sub>CC</sub> Current Limit	$V_{IN} = 48V^{(2)}$	26			mA
	V <sub>CC</sub> Undervoltage Lockout Voltage (V <sub>CC</sub> Increasing)		4.15	4.5	4.9	V
	V <sub>CC</sub> Undervoltage Hysteresis			300		mV
	V <sub>CC</sub> Drop Out Voltage	$V_{IN} = 9V, I_{CC} = 20mA$		2.3		V
	IIN Operating Current	Non-Switching, FB = 3V		1.75		mA
	IIN Shutdown Current	UVLO = 0V		50	225	μA
Switch Chara	acteristics					
	Buck Switch R <sub>DS(ON)</sub>	I <sub>TEST</sub> = 200mA, BST-SW = 7V		0.8	1.8	Ω
	Synchronous R <sub>DS(ON)</sub>	I <sub>TEST</sub> = 200mA		0.45	1	Ω
	Gate Drive UVLO	V <sub>BST</sub> – V <sub>SW</sub> Rising	2.4	3	3.6	V
	Gate Drive UVLO Hysteresis			260		mV
Current Limi	t					
	Current Limit Threshold		150	240	300	mA
	Current Limit Response Time	Time to Switch Off		150		ns
	Off-Time Generator (Test 1)	FB = 0.1V, V <sub>IN</sub> = 48V		12		μs
	Off-Time Generator (Test 2)	FB = 1V, V <sub>IN</sub> = 48V		2.5		μs
On-Time Ger	nerator					
	T <sub>ON</sub> Test 1	V <sub>IN</sub> = 32V, R <sub>ON</sub> = 100k	270	350	460	ns
	T <sub>ON</sub> Test 2	V <sub>IN</sub> = 48V, R <sub>ON</sub> = 100k	188	250	336	ns
	T <sub>ON</sub> Test 3	V <sub>IN</sub> = 75V, R <sub>ON</sub> = 250k	250	370	500	ns
	T <sub>ON</sub> Test 4	V <sub>IN</sub> = 10V, R <sub>ON</sub> = 250k	1880	3200	4425	ns
Vinimum Off	f-Time					
	Minimum Off-Timer	FB = 0V		144		ns
Regulation a	nd Overvoltage Comparators					
	FB Regulation Level	Internal Reference Trip Point for Switch ON	1.2	1.225	1.25	V
	FB Overvoltage Threshold	Trip Point for Switch OFF		1.62		V
	FB Bias Current			60		nA
Jndervoltage	e Sensing Function					
	UV Threshold	UV Rising	1.19	1.225	1.26	V
	UV Hysteresis Input Current	UV = 2.5V	-10	-20	-29	μA
	Remote Shutdown Threshold	Voltage at UVLO Falling	0.32	0.66		V
	Remote Shutdown Hysteresis			110		mV
Thermal Shu	tdown					
Гsd	Thermal Shutdown Temp.			165		°C
	Thermal Shutdown Hysteresis			20		°C
Thermal Res	istance					
	Junction to Ambient	PSOP-8		40		°C/W
θ <sub>JA</sub>		LLP-8		40		°C/W


(1) All limits are guaranteed by design. All electrical characteristics having room temperature limits are tested during production at T<sub>A</sub> = 25°C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

(2) V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.





#### www.ti.com


## **Typical Performance Characteristics**




## **Typical Performance Characteristics (continued)**















## Typical Performance Characteristics (continued)
















## **Block Diagram**




Figure 12. Functional Block Diagram

## **Functional Description**

The LM5019 step-down switching regulator features all the functions needed to implement a low cost, efficient, buck converter capable of supplying up to 100mA to the load. This high voltage regulator contains 100V, N-channel buck and synchronous switches, is easy to implement, and is provided in thermally enhanced PSOP-8 and LLP-8 packages. The regulator operation is based on a constant on-time control scheme using an on-time inversely proportional to  $V_{IN}$ . This control scheme does not require loop compensation. The current limit is implemented with a forced off-time inversely proportional to  $V_{OUT}$ . This scheme ensures short circuit protection while providing minimum foldback. The simplified block diagram of the LM5019 is shown in Figure 12, Functional Block Diagram.

The LM5019 can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well suited for 48V telecom and 42V automotive power bus ranges. Protection features include: thermal shutdown, undervoltage lockout, minimum forced off-time, and an intelligent current limit.

## **Control Overview**

The LM5019 buck regulator employs a control principle based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (1.225V). If the FB voltage is below the reference the internal buck switch is turned on for the one-shot timer period, which is a function of the input voltage and the programming resistor ( $R_{ON}$ ). Following the on-time the switch remains off until the FB voltage falls below the reference, but never before the minimum off-time forced by the minimum off-time one-shot timer. When the FB pin voltage falls below the reference and the minimum off-time one-shot period expires, the buck switch is turned on for another on-time one-shot period. This will continue until regulation is achieved and the FB voltage is approximately equal to 1.225V (typ).



#### SNVS788B-JANUARY 2012-REVISED FEBRUARY 2012

In a synchronous buck converter, the low side (sync) FET is 'on' when the high side (buck) FET is 'off'. The inductor current ramps up when the high side switch is 'on' and ramps down when the high side switch is 'off'. There is no diode emulation feature in this IC, and therefore, the inductor current may ramp in the negative direction at light load. This causes the converter to operate in continuous conduction mode (CCM) regardless of the output loading. The operating frequency remains relatively constant with load and line variations. The operating frequency can be calculated as follows:

$$f_{\rm sw} = \frac{V_{\rm OUT}}{10^{-10} \, {\rm x} \, {\rm R}_{\rm ON}} \tag{1}$$

The output voltage ( $V_{OUT}$ ) is set by two external resistors ( $R_{FB1}$ ,  $R_{FB2}$ ). The regulated output voltage is calculated as follows:

$$V_{OUT} = 1.225V \times \frac{R_{FB2} + R_{FB1}}{R_{FB1}}$$
(2)
$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT} - 1.225V}{1.225V}$$
(3)

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor ( $C_{OUT}$ ). A minimum of 25mV of ripple voltage at the feedback pin (FB) is required for the LM5019. In cases where the capacitor ESR is too small, additional series resistance may be required ( $R_c$  in Figure 13 Low Ripple Output Configuration).

For applications where lower output voltage ripple is required the output can be taken directly from a low ESR output capacitor, as shown in Figure 13 Low Ripple Output Configuration. However,  $R_C$  slightly degrades the load regulation.

### V<sub>cc</sub> Regulator

The LM5019 contains an internal high voltage linear regulator with a nominal output of 7.6V. The input pin ( $V_{IN}$ ) can be connected directly to the line voltages up to 100V. The  $V_{CC}$  regulator is internally current limited to 30mA. The regulator sources current into the external capacitor at  $V_{CC}$ . This regulator supplies current to internal circuit blocks including the synchronous MOSFET driver and the logic circuits. When the voltage on the  $V_{CC}$  pin reaches the undervoltage lockout threshold of 4.5V, the IC is enabled.

The  $V_{CC}$  regulator contains an internal diode connection to the BST pin to replenish the charge in the gate drive boot capacitor when SW pin is low.

At high input voltages, the power dissipated in the high voltage regulator is significant and can limit the overall achievable output power. As an example, with the input at 48V and switching at high frequency, the  $V_{CC}$  regulator may supply up to 7mA of current resulting in 48V x 7mA = 336mW of power dissipation. If the  $V_{CC}$  voltage is driven externally by an alternate voltage source, between 8V and 13V, the internal regulator is disabled. This reduces the power dissipation in the IC.




Figure 13. Low Ripple Output Configuration

#### **Regulation Comparator**

The feedback voltage at FB is compared to an internal 1.225V reference. In normal operation, when the output voltage is in regulation, an on-time period is initiated when the voltage at FB falls below 1.225V. The high side switch will stay on for the on-time, causing the FB voltage to rise above 1.225V. After the on-time period, the high side switch will stay off until the FB voltage again falls below 1.225V. During start-up, the FB voltage will be below 1.225V at the end of each on-time, causing the high side switch to turn on immediately after the minimum forced off-time of 144ns. The high side switch can be turned off before the on-time is over, if the peak current in the inductor reaches the current limit threshold.

Copyright © 2012, Texas Instruments Incorporated

(5)

#### **Overvoltage Comparator**

The feedback voltage at FB is compared to an internal 1.62V reference. If the voltage at FB rises above 1.62V the on-time pulse is immediately terminated. This condition can occur if the input voltage and/or the output load changes suddenly. The high side switch will not turn on again until the voltage at FB falls below 1.225V.

#### **On-Time Generator**

The on-time for the LM5019 is determined by the  $R_{ON}$  resistor, and is inversely proportional to the input voltage ( $V_{IN}$ ), resulting in a nearly constant frequency as  $V_{IN}$  is varied over its range. The on-time equation for the LM5019 is:

$$T_{\rm ON} = \frac{10^{10} \, \text{x} \, \text{R}_{\rm ON}}{V_{\rm IN}} \tag{4}$$

See figure "T<sub>ON</sub> vs V<sub>IN</sub> and R<sub>ON</sub>" in the section "Performance Curves". R<sub>ON</sub> should be selected for a minimum ontime (at maximum V<sub>IN</sub>) greater than 100ns, for proper operation. This requirement limits the maximum switching frequency for high V<sub>IN</sub>.

### Current Limit

The LM5019 contains an intelligent current limit off-timer. If the current in the buck switch exceeds 240mA the present cycle is immediately terminated, and a non-resetable off-timer is initiated. The length of off-time is controlled by the FB voltage and the input voltage  $V_{IN}$ . As an example, when FB = 0V and  $V_{IN}$  = 48V, the maximum off-time is set to 16µs. This condition occurs when the output is shorted, and during the initial part of start-up. This amount of time ensures safe short circuit operation up to the maximum input voltage of 100V.

In cases of overload where the FB voltage is above zero volts (not a short circuit) the current limit off-time is reduced. Reducing the off-time during less severe overloads reduces the amount of foldback, recovery time, and start-up time. The off-time is calculated from the following equation:

$$\Gamma_{\text{OFF(ILIM)}} = \frac{0.07 \times V_{\text{IN}}}{V_{\text{FB}} + 0.2V} \ \mu^{\text{s}}$$

The current limit protection feature is peak limited. The maximum average output will be less than the peak.

### N-Channel Buck Switch and Driver

The LM5019 integrates an N-Channel Buck switch and associated floating high voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 0.01uF ceramic capacitor connected between the BST pin and the SW pin provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately 0V, and the bootstrap capacitor charges from  $V_{CC}$  through the internal diode. The minimum off-timer, set to 144ns, ensures a minimum time each cycle to recharge the bootstrap capacitor.

### Synchronous Rectifier

The LM5019 provides an internal synchronous N-Channel MOSFET rectifier. This MOSFET provides a path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier has no diode emulation mode, and is designed to keep the regulator in continuous conduction mode even during light loads which would otherwise result in discontinuous operation.

### Undervoltage Detector

The LM5019 contains a dual level Undervoltage Lockout (UVLO) circuit. When the UVLO pin voltage is below 0.66V, the controller is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.66V but less than 1.225V, the controller is in standby mode. In standby mode the  $V_{CC}$  bias regulator is active while the regulator output is disabled. When the  $V_{CC}$  pin exceeds the  $V_{CC}$  undervoltage threshold and the UVLO pin voltage is greater than 1.225V, normal operation begins. An external set-point voltage divider from  $V_{IN}$  to GND can be used to set the minimum operating voltage of the regulator.



SNVS788B-JANUARY 2012-REVISED FEBRUARY 2012

UVLO hysteresis is accomplished with an internal  $20\mu$ A current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to quickly raise the voltage at the UVLO pin. The hysteresis is equal to the value of this current times the resistance  $R_{UV2}$ .

UVLO	V <sub>cc</sub>	Mode	Description
<0.66V		Shutdown	V <sub>CC</sub> Regulator Disabled. Switcher Disabled.
0.66V – 1.225V		Standby	V <sub>CC</sub> Regulator Enabled Switcher Disabled.
>1.225V	V <sub>CC</sub> <4.5V	Standby	V <sub>CC</sub> Regulator Enabled. Switcher Disabled.
	V <sub>CC</sub> >4.5V	Operating	V <sub>CC</sub> enabled. Switcher enabled.

If the UVLO pin is wired directly to the  $V_{IN}$  pin, the regulator will begin operation once the  $V_{CC}$  undervoltage is satisfied.




Figure 14. UVLO Resistor Setting

#### **Thermal Protection**

The LM5019 should be operated so the junction temperature does not exceed 150°C during normal operation. An internal Thermal Shutdown circuit is provided to protect the LM5019 in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the buck switch and the  $V_{CC}$  regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature reduces below 145°C (typical hysteresis = 20°C), the  $V_{CC}$  regulator is enabled, and normal operation is resumed.

#### **Application Information**

#### SELECTION OF EXTERNAL COMPONENTS

Selection of external components is illustrated through a design example. The design example specifications are as follows:

Buck Converter Design Specifications						
Input Voltage Range	12.5V to 95V					
Output Voltage	10V					
Maximum Load Current	100mA					
Switching Frequency	400kHz					

#### R<sub>FB1</sub>, R<sub>FB2</sub>:

 $V_{OUT} = V_{FB} x (R_{FB2}/R_{FB1} + 1)$ , and since  $V_{FB} = 1.225V$ , the ratio of  $R_{FB2}$  to  $R_{FB1}$  calculates as 7:1. Standard values of 6.98k $\Omega$  and 1.00k $\Omega$  are chosen. Other values could be used as long as the 7:1 ratio is maintained.

#### **Frequency Selection:**

At the minimum input voltage, the maximum switching frequency of LM5019 is restricted by the forced minimum off-time ( $T_{OFF(MIN)}$ ) as given by:

Copyright © 2012, Texas Instruments Incorporated

T<sub>ON</sub> as given by:

SNVS788B-JANUARY 2012-REVISED FEBRUARY 2012

 $f_{\text{SW(MAX)}} = \frac{D_{\text{MIN}}}{T_{\text{ON(MIN)}}} = \frac{10/95}{100 \text{ ns}} = 1.05 \text{ MHz}$ 

 $f_{\text{SW(MAX)}} = \frac{1 - D_{\text{MAX}}}{T_{\text{OFF(MIN)}}} = \frac{1 - 10/12.5}{200 \text{ ns}} = 1 \text{ MHz}$ 

Resistor R<sub>ON</sub> sets the nominal switching frequency based on the following equations:

$$f_{\rm SW} = \frac{V_{\rm OUT}}{K \, x \, R_{\rm ON}} \tag{8}$$

where  $K = 1 \times 10^{-10}$ . Operation at high switching frequency results in lower efficiency while providing the smallest solution. For this example a 400kHz was selected, resulting in  $R_{ON} = 246k\Omega$ . Selecting a standard value for  $R_{ON}$ =  $237k\Omega$  results in a nominal frequency of 416kHz.

#### **Inductor Selection:**

The inductance selection is a compromise between solution size, output ripple, and efficiency. The peak inductor current at maximum load current should be smaller than the minimum current limit of 150mA. The maximum permissible peak to peak inductor ripple is:

 $\Delta IL = 2^* (I_{LIM(min)} - I_{OUT(max)} = 2^*50 = 100 \text{mA}$ 

The minimum inductance is given by:

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L1 \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$
(9)

Resulting in L=215µH. A standard value of 220µH is selected. For proper operation the inductor saturation current should be higher than the peak encountered in the application. For robust short circuit protection, the inductor saturation current should be higher than the maximum current limit of 300mA.



#### **Output Capacitor:**


The output capacitor is selected to minimize the capacitive ripple across it. The maximum ripple is observed at maximum input voltage and is given by:


$$C_{OUT} = \frac{\Delta I_L}{8 \times f_{sw} \times \Delta V_{ripple}}$$
(10)

where  $\Delta V_{ripple}$  is the voltage ripple across the capacitor. Substituting  $\Delta V_{ripple} = 10mV$  gives  $C_{OUT} = 2.94\mu$ F. A 4.7µF standard value is selected. An X5R or X7R type capacitor with a voltage rating 16V or higher should be selected.

#### Series Ripple Resistor R<sub>c</sub>:

The series resistor should be selected to produce sufficient ripple at the feedback node. The ripple produced by R<sub>C</sub> is proportional to the inductor current ripple, and therefore R<sub>C</sub> should be chosen for minimum inductor current ripple which occurs at minimum input voltage. The R<sub>C</sub> is calculated by the equation:






Copyright © 2012, Texas Instruments Incorporated

(7)





(11)

This gives an R<sub>C</sub> of greater than or equal to 10.8 $\Omega$ . Selecting R<sub>C</sub> = 11 $\Omega$  results in ~1V of maximum output voltage ripple. For applications requiring lower output voltage ripple, Type II or Type III ripple injection circuits should be used as described in the section "Ripple Configuration".

#### V<sub>CC</sub> and Bootstrap Capacitor:

The V<sub>CC</sub> capacitor provides charge to bootstrap capacitor as well as internal circuitry and low side gate driver. The Bootstrap capacitor provides charge to high side gate driver. A good value for  $C_{VCC}$  is 1µF. A good value for  $C_{BST}$  is 0.01µF.

#### **Input Capacitor:**

Input capacitor should be large enough to limit the input voltage ripple:

$$C_{IN} \ge \frac{I_{OUT(MAX)}}{8 x f_{SW} x \Delta V_{IN}}$$
(12)

choosing a  $\Delta V_{IN} = 0.5V$  gives a minimum  $C_{IN} = 0.12\mu$ F. A standard value of 1µF is selected. The input capacitor should be rated for the maximum input voltage under all conditions. A 100V, X7R dielectric should be selected for this design.

Input capacitor should be placed directly across  $V_{IN}$  and RTN (pin 2 and 1) of the IC. If it is not possible to place all of the input capacitor close to the IC, a  $0.1\mu$ F capacitor should be placed near the IC to provide a bypass path for the high frequency component of the switching current. This helps limit the switching noise.

#### **UVLO Resistors:**

The UVLO resistors R<sub>FB1</sub> and R<sub>FB2</sub> set the UVLO threshold and hysteresis according to the following relationship:

$$V_{IN}(HYS) = I_{HYS} X R_{UV2}$$

and

$$I_{\text{IN}}$$
 (UVLO,rising) = 1.225V x  $\left(\frac{R_{\text{UV2}}}{R_{\text{UV1}}} + 1\right)$ 

(14)

(13)

where  $I_{HYS} = 20\mu A$ . Setting UVLO hysteresis of 2.5V and UVLO rising threshold of 12V results in  $R_{UV1} = 14.53k\Omega$  and  $R_{UV2} = 125k\Omega$ . Selecting standard value of  $R_{UV1} = 14k\Omega$  and  $R_{UV2} = 125k\Omega$  results in UVLO thresholds and hysteresis of 12.4V and 2.5V respectively.

#### APPLICATION CIRCUIT: 12V TO 95V INPUT AND 10V, 100mA OUTPUT BUCK CONVERTER

The application schematic of a buck supply is shown in Figure 16 below. For output voltage ( $V_{OUT}$ ) above the maximum regulation threshold of  $V_{CC}$  (8.3V, see electrical characteristics), the  $V_{CC}$  pin can be connected to  $V_{OUT}$  through a diode (D2), as shown below, for higher efficiency and lower power dissipation in the IC.

#### **RIPPLE CONFIGURATION**

LM5019 uses Constant-On-Time (COT) control scheme, in which the on-time is terminated by an on-timer, and the off-time is terminated by the feedback voltage ( $V_{FB}$ ) falling below the reference voltage ( $V_{REF}$ ). Therefore, for stable operation, the feedback voltage must decrease monotonically, in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage ( $V_{FB}$ ) during off-time must be large enough to suppress any noise component present at the feedback node.

Copyright © 2012, Texas Instruments Incorporated



www.ti.com

Table 1 shows three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple at the output of the converter to the feedback node (FB). The output voltage ripple has two components:

- 1. Capacitive ripple caused by the inductor current ripple charging/discharging the output capacitor.
- 2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor.

The capacitive ripple is not in phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at the output node ( $V_{OUT}$ ) for stable operation. If this condition is not satisfied unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time.

Type 3 ripple method uses  $R_r$  and  $C_r$  and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is ac coupled using  $C_{ac}$  to the feedback node (FB). Since this circuit does not use the output voltage ripple, it is ideally suited for applications where low output voltage ripple is required. See application note AN-1481 for more details for each ripple generation method.





Figure 16. Final Schematic for 12V to 95V Input, and 10V, 100mA Output Buck Converter



#### LAYOUT RECOMMENDATION

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines should be observed:

 C<sub>IN</sub>: The loop consisting of input capacitor (C<sub>IN</sub>), V<sub>IN</sub> pin, and RTN pin carries switching currents. Therefore, the input capacitor should be placed close to the IC, directly across V<sub>IN</sub> and RTN pins and the connections to these two pins should be direct to minimize the loop area. In general it is not possible to accommodate all of



SNVS788B-JANUARY 2012-REVISED FEBRUARY 2012

input capacitance near the IC. A good practice is to use a  $0.1\mu$ F or  $0.47\mu$ F capacitor directly across the V<sub>IN</sub> and RTN pins close to the IC, and the remaining bulk capacitor as close as possible (Refer to Figure 17 Placement of Bypass Capacitors).

- 2.  $C_{VCC}$  and  $C_{BST}$ : The V<sub>CC</sub> and bootstrap (BST) bypass capacitors supply switching currents to the high and low side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace length and loop area should be minimized (See Figure 17 Placement of Bypass Capacitors).
- 3. The Feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of LM5019. Therefore, care should be taken while routing the feedback trace to avoid coupling any noise to this pin. In particular, feedback trace should not run close to magnetic components, or parallel to any other switching trace.
- 4. SW trace: The SW node switches rapidly between V<sub>IN</sub> and GND every cycle and is therefore a possible source of noise. The SW node area should be minimized. In particular, the SW node should not be inadvertently connected to a copper plane or pour.




Figure 17. Placement of Bypass Capacitors



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish		Op Temp (°C)		Samples
	(1)		Drawing			(2)		(3)		(4)	
LM5019MR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L5019 MR	Samples
LM5019MRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L5019 MR	Samples
LM5019SD/NOPB	ACTIVE	WSON	NGU	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		L5019	Samples
LM5019SDX/NOPB	ACTIVE	WSON	NGU	8	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		L5019	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jan-2013

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION



\*All dimensions are nominal



## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5019MRX/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5019SD/NOPB	WSON	NGU	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5019SDX/NOPB	WSON	NGU	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION


17-Nov-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5019MRX/NOPB	SO PowerPAD	DDA	8	2500	358.0	343.0	63.0
LM5019SD/NOPB	WSON	NGU	8	1000	203.0	190.0	41.0
LM5019SDX/NOPB	WSON	NGU	8	4500	349.0	337.0	45.0


# DDA0008B





## **MECHANICAL DATA**

# NGU0008B



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated