

# LM6118/LM6218 Fast Settling Dual Operational Amplifiers

### **General Description**

The LM6118/LM6218 are monolithic fast-settling unity-gain-compensated dual operational amplifiers with  $\pm 20$  mA output drive capability. The PNP input stage has a typical bias current of 200 nA, and the operating supply voltage is  $\pm 5V$  to  $\pm 20V$ .

These dual op amps use slew enhancement with special mirror circuitry to achieve fast response and high gain with low total supply current.

The amplifiers are built on a junction-isolated VIP<sup>TM</sup> (Vertically Integrated PNP) process which produces fast PNP's that complement the standard NPN's.

### Features

	Typical
Low offset voltage:	<b>Typical</b> 0.2 mV
0.01% settling time:	400 ns
Slew rate $A_v = -1$ :	140 V/µs
Slew rate $A_v = +1$ :	75 V/µs
Gain bandwidth:	17 MHz
Total supply current:	5.5 mA

■ Output drives 50Ω load (±1V)

### Applications

- D/A converters
- Fast integrators
- Active filters

## **Connection Diagrams and Order Information**



© 1999 National Semiconductor Corporation DS010254

LM6118/LM6218 Fast Settling Dual Operational Amplifiers

May 1999



### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Junction Temperature Storage Temperature Range Lead Temperature (Soldering, 10 sec.) 150°C −65°C to +150°C

300°C

### **Operating Temp. Range**

LM6118	–55°C to +125°C
LM6218A	–40°C to +85°C
LM6218	-40°C to +85°C

### **Electrical Characteristics**

Total Supply Voltage

Output Current (Note 4)

Power Dissipation (Note 5)

 $(C = 100 \text{ pF}, \text{R} = 1.5 \text{ k}\Omega)$ 

Differential Input Current (Note 3)

Input Voltage

ESD Tolerance

 $\pm 5V \le V_S \le \pm 20V$ ,  $V_{CM} = 0V$ ,  $V_{OUT} = 0V$ ,  $I_{OUT} = 0A$ , unless otherwise specified. Limits with standard type face are for  $T_J = 25$ °C, and **Bold Face Type** are for **Temperature Extremes.** 

42V

(Note 2)

±10 mA

500 mW

±2 kV

Internally Limited

Parameter	Conditions	Тур 25°С	LM6118 Limits (Note 6)	LM6218A Limits (Note 6)	LM6218 Limits (Note 6)	Units
		2	2	4		
Input Offset Voltage	$V-+3V \le V_{CM} \le V+-3.5V$	0.3	1.5	1.5	3.5	mV (max)
			2.5	2.5	4.5	
Input Offset Current	$V-+3V \le V_{CM} \le V+-3.5V$	20	50	50	100	nA (max)
			250	100	200	
Input Bias Current	$V-+3V \le V_{CM} \le V+-3.5V$	200	350	350	500	nA (max)
			950	950	1250	
Input Common Mode	$V-+3V \le V_{CM} \le V+-3.5V$	100	90	90	80	dB (min)
Rejection Ratio	$V_{S} = \pm 20 V$		85	85	75	
Positive Power Supply	V- = -15V	100	90	90	80	dB (min)
Rejection Ratio	$5V \le V + \le 20V$		85	85	75	
Negative Power Supply	V+ = 15V	100	90	90	80	dB (min)
Rejection Ratio	$-20V \le V- \le -5V$		85	85	75	
Large Signal	$V_{out} = \pm 15V$ $R_L = 10k$	500	150	150	100	V/mV (min)
Voltage Gain	$V_{\rm S} = \pm 20 V$		100	100	70	
	$V_{out} = \pm 10V$ $R_L = 500$	200	50	50	40	V/mV (min)
	$V_{\rm S} = \pm 15V$ (±20 mA)		30	30	25	
V <sub>O</sub> Output Voltage	Supply = $\pm 20V$ R <sub>L</sub> = 10k	17.3	±17	±17	±17	V (min)
Swing Total Supply Current	V <sub>S</sub> = ±15V	5.5	7	7	7	mA (max)
Total Supply Current	V <sub>S</sub> - ±13V	5.5	7.5	7.5	7.5	
Output Current Limit	V <sub>S</sub> = ±15V, Pulsed	65	100	100	100	mA (max)
Slew Rate, $Av = -1$	$V_{\rm S} = \pm 15V$ , $V_{\rm out} = \pm 10V$	140	100	100	100	V/µs (min)
Siew Rale, AV = -1	$R_{s} = R_{f} = 2k, C_{f} = 10 \text{ pF}$	140	50	50	50	ν/μο (mm)
Slew Rate, Av = +1	$V_{\rm S} = \pm 15 V, V_{\rm out} = \pm 10 V$	75	50	50	50	V/µs (min)
	$R_{S} = R_{f} = 2k, C_{f} = 10 \text{ pF}$		30	30	30	
Gain-Bandwidth Product	$V_{\rm S} = \pm 15 V, f_{\rm o} = 200 \text{ kHz}$	17	14	14	13	MHz (min)
0.01% Settling Time	$\Delta V_{out} = 10V, V_S = \pm 15V,$					ns
$A_V = -1$	$R_{s} = R_{f} = 2k, C_{f} = 10 \text{ pF}$	400				
Input Capacitance	Inverter	5				pF
	Follower	3				pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Input voltage range is  $(V^+ - 1V)$  to  $(V^-)$ .

### Electrical Characteristics (Continued)

Note 3: The inputs are shunted with three series-connected diodes back-to-back for input differential clamping. Therefore differential input voltages greater than about 1.8V will cause excessive current to flow unless limited to less than 10 mA.

Note 4: Current limiting protects the output from a short to ground or any voltage less than the supplies. With a continuous overload, the package dissipation must be taken into account and heat sinking provided when necessary.

Note 5: Devices must be derated using a thermal resistance of 90°C/W for the N and WM packages.

Note 6: Limits are guaranteed by testing or correlation.

## **Typical Performance Characteristics**

#### Input Bias Current

#### 1000 $V_{c} = \pm 15V$ 500 V<sub>CM</sub> = 0V 200 CURRENT (nA) 100 50 20 10 -50 0 50 100 150 TEMPERATURE (°C) DS010254-25

**Common Mode Rejection** 

20

100k

1M 101

+51

100 150

TEMPERATURE (°C) DS010254-31

JK . . FREQUENCY (Hz) DS010254-28

120

100

80

60

40

1k 10k

Unity Gain Bandwidth

22

20

18

12 10 └─ -50

0 50

(MHz)

FREQUENCY 16 14

REJECTION (dB)



**Power Supply Rejection** 



Unity Gain Bandwidth

 $V_c = \pm 15$ 

vs Output Load

16

10

100

1k

OUTPUT LOAD RESISTANCE (Ω) DS010254-32

10k

FREQUENCY (MHz)

#### **Common Mode Limits**



#### Frequency Response **High Frequency**



#### Large Signal Response (Sine Wave)





4





Step Response, Av = +1, Vs = ±15V



#### DS010254-8

# **Application Information**

#### General

The LM6118/LM6218 are high-speed, fast-settling dual op-amps. To insure maximum performance, circuit board layout is very important. Minimizing stray capacitance at the inputs and reducing coupling between the amplifier's input and output will minimize problems.

#### Supply Bypassing

To assure stability, it is recommended that each power supply pin be bypassed with a 0.1 µF low inductance capacitor near the device. If high frequency spikes from digital circuits or switching supplies are present, additional filtering is recommended. To prevent these spikes from appearing at the output, R-C filtering of the supplies near the device may be necessary.

#### **Power Dissipation**

These amplifiers are specified to 20 mA output current. If accompanied with high supply voltages, relatively high power dissipation in the device will occur, resulting in high junction temperatures. In these cases the package thermal resistance must be taken into consideration. (See Note 5 under Electrical Characteristics.) For high dissipation, an N package with large areas of copper on the pc board is recommended.

www.national.com

Step Response, Av = -1, Vs = ±15V



DS010254-9

#### Amplifier Shut Down

If one of the amplifiers is not used, it can be shut down by connecting both the inverting and non-inverting inputs to the V- pin. This will reduce the power supply current by approximately 25%.

#### **Capacitive Loading**

Maximum capacitive loading is about 50 pF for a closed-loop gain of +1, before the amplifier exhibits excessive ringing and becomes unstable. A curve showing maximum capacitive loads, with different closed-loop gains, is shown in the Typical Performance Characteristics section.

To drive larger capacitive loads at low closed-loop gains, isolate the amplifier output from the capacitive load with  $50\Omega$ . Connect a small capacitor directly from the amplifier output to the inverting input. The feedback loop is closed from the isolated output with a series resistor to the inverting input.



Settling time to 0.01%, 10V Step For  $C_L$  = 1000 pF, settling time  $\approx$  1500 ns For  $C_L$  = 300 pF, settling time  $\approx$  500 ns



Examples of unity gain connections for a voltage follower, Inverter, and integrator driving capacitive loads up to 1000 pF are shown here. Different R1–C1 time constants and capacitive loads will have an effect on settling times.

### Input Bias Current Compensation

Input bias current of the first op amp can be reduced or balanced out by the second op amp. Both amplifiers are laid out in mirror image fashion and in close proximity to each other, thus both input bias currents will be nearly identical and will track with temperature. With both op amp inputs at the same potential, a second op amp can be used to convert bias current to voltage, and then back to current feeding the first op amp using large value resistors to reduce the bias current to the level of the offset current.

Examples are shown here for an inverting application, (a) where the inputs are at ground potential, and a second circuit (b) for compensating bias currents for both inputs.



8











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.