

Features

- · The LM7000N is a modified version of the LM7000 whose phase comparator dead zone is changed.
- · High-speed programmable divider capable of direct dividing FM band VCO frequency.
- · Reference frequency (7 kinds) : 100,50,25,10,9,5,1kHz
- Output for band select (3 bits)
- Clock output for controller (400kHz)
- Time base output for clock (8Hz)
- · Data input : Serial input (CE,CL,DATA pins)
- On-chip IF count circuit : $FM : \pm 10 kHz$
 - MW, SW : ± 3 kHz LW : ± 0.6 kHz

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0V$

 				unit
Maximum Supply Voltage	V _{DD} max	$V_{DD}1, V_{DD}2$	-0.3 to $+7.0$	v
Maximum Input Voltage	V _{IN1} max	CE,CL,DATA,STRQ	-0.3 to $+7.0$	v
	V _{IN2} max	Input pins other than V _{IN} 1	-0.3 to $V_{DD} + 0.3$	v
Maximum Output Voltage	V _{OUT1} max	SYC, STOUT	-0.3 to $+7.0$	v
	$V_{OUT2} \max$	<u>BO1,BO2,BO3</u>	-0.3 to $+13$	v
	V _{OUT3} max	Output pins other than V _{OUT1,2}	-0.3 to $V_{DD} + 0.3$	v
Allowable Power Dissipation	Pd max	$Ta = 85^{\circ}C$	300	mW
Operating Temperature	Topr		-40 to +85	°C
Storage Temperature	Tstg		-55 to $+125$	°C

Pin Assignment



Package Dimensions 3021B



unit

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN LM7000,7000N

Allowable Operating Condi	tions at	t Ta = -40 to	$+85^{\circ}C,V_{SS}=$	0V				unit
Supply Voltage	V_{DI}	VDD1,PL	L operation	••		4.5	to 6.5	V
	V_{DI}		l OSC time ba	ase			to 6.5	v
Input 'H'-Level Voltage	$V_{IH}^{}$		ATA,STRQ				to 6.5	v
Input 'L'-Level Voltage	VIL		ATA,STRQ				to 0.7	v
Output Voltage		$T_{T1} \overline{SYC}, \overline{STO}$	iim					
e aspac i orcago		$T_{172} = \frac{B10, B10}{B01, B02}$					to 6.5	V
Output Current				F. 0 511) to 13	V
-	' Iou		$BO3, V_{DD} = 4$				to 3.0	mA
Input Frequency	fin1		wave,capacit:		1.0 to	$7.2 \mathrm{typ}$	to 8.0	MHz
	fin2		 (Note 1), 			45	to 130	MHz
	fin3	FMIN,	 (Note 2), 	×(S=1)		ŧ	5 to 30	MHz
	fin4	AMIN,	∕ , %(S=0)				5 to 10	
	fin5		4		10.0 to 10.			
	fin6		11		400 to 4			kHz
Oscillation-Guaranteed	Xta	,	JT,CI≦30Ω		5.0 to '			
Crystal Resonator			1,01=0012		5.0 10	1.2typ	10 0.0	MILZ
Input Amplitude	Vin	I YIN sine	wave,capacit	ivo soveline		0.5		**
mpatrimpitodae	Vin	•		ive coupling			to 1.5	
			11				to 1.5	
	Vin		11				to 1.5	
	Vin	,	11			0.1	to 1.5	Vrms
	Vin	5 AMIF,	11			0.1	to 1.5	Vrms
: 'S' : Control bit in serial								
(Note 1) : fref=100,50,25kH	lz (No	te 2) : Referen	ice freqeuncy	other than fi	ref=(Note	1)		
Electrical Characteristics / I	Inder e	llowable open	ating conditio					•,
On-chip Feedback Resistand			aring conditite	0118	\min	typ	max	unit
On-chip i eeuback nesistand		XIN				1.0		MΩ
	R _{f2}	FMIN				0.5		MΩ
	R _{f3}	AMIN				0.5		MΩ
	R _{f4}	FMIF				0.5		MΩ
	R_{f5}	AMIF				0.5		$M\Omega$
Input 'H'-Level Current	I_{IH}	CE,CL,DAT	A,STRQ	$V_I = 6.5V$			5.0	μA
Input 'L'-Level Current	I_{IL}	CE,CL,DAT	A,STRQ	$V_I = 0V$			5.0	μÂ
Output 'L'-Level Voltage	V _{OL1}		,FMIN,AMIN				3.5	V
- 2		SYC		mA,(Note 3)			0.3	v
Output Off Leak Current	I _{off1}	SYC	-0 -0	$V_0 = 6.5V$	0.02		5.0	μÅ
Output 'L'-Level Voltage	V _{OL3}			$I_0 = 1.0 \text{mA}$				μη V
Output Off Leak Current		STOUT	•	-			1.0	
	I_{off2}			$V_0 = 6.5V$			5.0	μA
Output 'L'-Level Voltage		$\overline{BO1}$ to $\overline{3}$		$I_0 = 2.0 \text{mA}$	L		1.0	v
Output Off Leak Current	I _{off3}	BO1 to 3		$V_0 = 13V$			3.0	μA
Output 'H'-Level Voltage	V _{OH1}	PD1,2		$I_0 = 0.1 \text{mA}$	0.5V _{DD}			v
Output 'L'-Level Voltage	V _{OL5}	PD1,2		$I_0 = 0.1 \text{mA}$	L		0.3	v
∫'H'-Level Tri-state		PD1,2		$V_0 = V_{DD}$		0.01	10.0	nA
Off Leak Current				0 22				
('L'-Level Tri-state	I_{offL}	PD1,2		$V_0 = 0V$		0.01	10.0	nA
Off Leak Current	UIL	··· ·· · ,—				0.01	10.0	
Supply Voltage	I _{DD1}	$V_{DD1} + V_{DD2}$)	(Note 4)		25	40	mA
11 0 000	I_{DD2}	V_{DD2}	6	PLL stop		2.0	3.5	
Input Capacitance		FMIN		r nn stob	1	2.0	3.0	mA
mpat capacitance	c _{in}	I. WILLY			1	2	3	\mathbf{pF}
(Note 3) $V_{DD} = 3.5$ to $6.5V$	(1	Note 4) 7.2MH	Iz Xtal conne	cted across X	XIN and X	OUT		
· · · · · · · · · · · · · · · · · · ·			130MHz					
	٦		=100mVrms					
	·		input pins =	Vaa				
			it pins = Open	~~~				
[c2]11 무		Outpu	ic pins Open	L				
xouri	_							
<i>""</i>								
Kinseki Co.,Ltd								
•	591 (1)	· (T 10	F (114/1	0 to 00)17	C0 - 1 - T	•		
HC43/U: 2114-84			F C1 = 15(1)		C2 = 15 pF			
HC43/U: 2114-84		: CL=16p	F C1 = 22(1)	.ə to 33)pF	C2 = 33 pF	-		
Nihon Denpa Kogyo Co.,l		~		.				
NR-18: LM-X-07	101 :	CL = 10 pF	C1 = 15 pF	C2 = 15 pF				

Equivalent Circuit Block Diagram



: IF signal input

: Charge pump output

Data Input

PD1,PD2



<u> </u>		— Ir		ing s	tarts).																
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D12	D13	Т0	T1	B0	B 1	B2	ΤВ	RO	Rl	R2	S	

(1) D0 (LSB) to D13 (MSB) : Division ratio data

Fc	or FM	lIN, t	se Di	0 to D	13;f	or AN	ſIN,	use D	4 to I	D13.				
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	Dii	D12	D13	
1 LSB	1	1	1	0	1	1	1	1	1	0	0	0	0 MSB	 FMIN division ratio = 1007
	X	х	Х	1 LSB	0	0	0	1	0	0	1	0	0 MSB	AMIN division ratio = 145

Continued on next page.

Continued from preceding page.

Example

FM 100kHz Step (f_{ref}=100kHz)

$$\label{eq:FMVCO} \begin{split} &FM\ VCO = 100.7\ MHz\ (FM\ RF = 90.0\ MHz, IF = +\ 10.7\ MHz) \\ &Division\ Ratio = 100.7\ MHz\ (FM\ VCO) \div 100\ Hz\ (f_{ref}) = 1007 \rightarrow 3EF_{(HEX)} \\ &(2)\ AM\ 10\ Hz\ Step\ (f_{ref} = 10\ Hz) \\ &AM\ VCO = 1450\ Hz\ (AM\ RF = 1000\ Hz, IF = +\ 450\ Hz) \end{split}$$

- Division Ratio = 1450kHz (AM VCO) + 10kHz (f_{ref}) = 145 \rightarrow 91_(HEX)
- (2) T0, T1 : For LSI test (0, 0)
- (3) B0 to B2, TB : Band data : Time base data

	In	put		Output					
B0	Bl	B 2	ΤВ	BO 1	BO 2	BO 3			
0	0	Û	0	*	*	*			
0	Û	1	0	0	0	I			
0	1	0	0	0	1	0			
0	1	1	0	0	1	1			
1	0	0	0	1	0	0			
1	0	1	0	1	0	1			
1	1	0	0	1	1	0			
1	1	1	0	1	1	1			
0	0	0	1	ΤB	*	*			
×	1	0	1	TB	1	0			
×	0	1	1	TB	0	1			
×	1	1	1	ΤВ	1	1			
1	0	0	1	ΤВ	0	0			

- : Determined by R0 to R2
- × : Don't care
- TB :8Hz
- (4) R0 to R2 : Reference frequency data

<u>R ()</u>	<u>R 1</u>	R 2	fref	801	B02	BO3	IF Count
0	0	0	100 kHz	1	1	0	
0	0	1	50	1	1	0	10.7 MHz \pm 10 kHz
0	1	0	25	1	1	0	
0	1	1	5	0	0	1	
1	0	0	10	1	0	1	$450 \text{kHz} \pm 3 \text{ kHz}$
1	0	1	9	1	0	1	
1	1	·0	1	Û	1	1	450 kHz ± 0.6 kHz
1	1	1	5	0	0	1	450 kHz \pm 3 kHz

(Note) B0 to B2 = 0

(5) S:Divider select data '1': FMIN, '0': AMIN

IF Count Circuit : Circuit to stop auto tuning



- · When in the neighborhood of a broadcasting station, "SIG" signal is output, setting SIG of the controller to "0".
- \cdot "STRQ" signal is applied to the LM7000 and IF IC from the controller.
- IF signal is applied to the LM7000 from the IF IC and the LM7000 counts this signal.
- . When a specified count value is reached, "STOUT" signal is applied to the controller from the LM7000, stopping auto tuning.



- · Counting is performed only at "STRQ" = 1.
- The count time is 120msec.

• For FM, the count error is shown below.

(Example : For 50Hz-100% modulation, the maximum count error is 5kHz.)



Count Error – Period

No.1434-5/7

LM7000,7000N

Sample Connection to Controller



Notes for Using PLL IC

(1) The layout nearby PLL-IC.



Surround this section with the ground pattern, because it is in a high impedance state and is very susceptible to noise.

(2) State of output ports ($\overline{BO1}$ to $\overline{BO3}$) at power-on.

The output ports are undefined until the control data is transmitted.

The $\overline{BO1}$ and $\overline{BO3}$ ports may output a internal clock of PLL-IC, and so don't forget to transmitte of control data after power-on.

The control data should be input only after X'tal OSC have become stable.

(3) VCO design.

At design of the VCO, try to do not stop oscillation no matter what Tuning Voltage(Vtune) is 0 Volt. When the VCO oscillation stops, the PLL is possible to become a dead -lock condition.

Differences Between the LM7000 and LM7000N

The only difference between LM7000 and LM7000N is the phase detector dead zone. Otherwise, they are identical.

Continued on next page.

LM7000,7000N

Continued from preceding page.

Dead Zone

The phase detector shown in figure 1 compares the reference frequency (fr) with fp. The characteristics of the phase detector are shown in figure 2. A phase detector ideally should output a voltage proportional to the phase difference (ϕ) as shown by curve (A), but in reality, delays in the internal circuitry mean that small phase differences cannot be detected. This causes the dead zone shown by curve (B). To realize a large signal-to-noise ratio, this dead zone should be made as small as possible.

Standard models, however, can have a rather wide dead zone. When there is a strong RF input signal, with these models, the VCO can be modulated to compensate for part of the RF signal being leak to the VCO from the MIX. In the case of dead zone is small, the VCO output is modulated and a beat between the RF and VCO is created.

Figure 1



LM7000/LM7000N

Because of the above reasons, the LM7000 and LM7000N were developed with different dead zones.

LM7000 : Dead zone = 0 ns, S/N is 90 to 100 dB or greater

LM7000N : Dead zone = 5 to 10 ns, for standard models

Note

If the LM7000N is used in a circuit designed for the LM7000, the S/N ratio will decrease.

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall: D Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.