Ordering number: EN 2810A

NMOS LSI

LM7005 No.2810A SANYO **Electronic AV Tuner-Use Electronic Tuning PLL Frequency Synthesizer**

Features

The LM7005 is an N-channel MOS LSI used as an AV tuner-use electronic tuning PLL frequency synthesizer converting a wide range of fequency bands from UHF to LW.

(1) Programmable divider

- RF 1 pin : 1/2 prescaler + 1/16 or 1/17 swallow counter + main counter 400MHz to 900MHz (18bits)
- RF 2 pin : 1/16 or 1/17 swallow counter + main counter 30MHz to 450MHz (18bits)
- RF 3 pin : 1/16 or 1/17 swallow counter + main counter 30MHz to 150MHz (18bits)
- RF 4 pin : Direct input to main counter 0.5MHz to 35MHz (14bits)
- (2) Reference frequency
 - . Programmable divider (14bits) 220Hz to 450kHz at Fundamental Crystal (X'tal) oscillation frequency : 7.2MHz
- (3) Unlock detection pin available
- (4) Deadlock clear circuit available
- (5) Output ports: 7 pins
- N-ch open drain output type (6) Package : DIP24S (Slim)

Pin Assignment





SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

9250JN(KOTO)/6248TA,TS No.2810-1/11



Block Diagram



Pin symbol XIN, XOUT RF1 to RF4 CE, DI, CL OUT0 to OUT6 UL PD1, PD2 V _{BB}	: X'tal OSC : Local oscillation signal input : Serial data input : Output ports : Unlock signal output : Charge pump output : Back gate bias input
V _{BB} V _{DD}	: Back gate bias input : Supply voltage
v_{SS1} , v_{SS2} , v_{SS3}	: Ground

·

No.2810-2/11

Maximum Supply Voltag	re Voo	max V			-0.3	to 6.0	v
Back Gate Bias Input	VRR VRR	V	BB	_	4.0 to	-2.0	v
Input Voltage	Vin	(1) C	E.CL.DI		-0.3	to 6.0	v
	VIN	(2) Ir	point pins other than $V_{IN}(1)$	-0.3 t		+0.3	v
Output Voltage	Vou	т О	UTO to OUT6.UL	• • • •	-0.3	to 15	v
Output Current	IOLI	max O	UT0 to OUT6, UL		,	3.0	mA
Allowable Power Dissipa	tion Pd n	nax T	a≦85°C			430	mW
Operating Temperature	Тори	r			– 40 to	+ 85	°C
Storage Temperature	Tstg	i		_	55 to -	+ 125	°C
Allowable Operating Cor	nditions a	tTa = -4	$0 \text{ to } + 85^{\circ}\text{C}, \text{V}_{\text{SS}} = 0\text{V}$	min	typ	max	unit
Supply Voltage	v_{DD}	V_{DD}		4.5		5.5	v
'H'-Level Input Voltage	V_{IH}	CE,CL,I	DI	2.2		5.5	V
'L'-Level Input Voltage	V_{IL}	CE,CL,I	DI	0		0.7	v
Output Voltage	VOUT	OUT0 to	DOUT6, UL	0		13	v
Input Frequency	f _{IN} (1)	XIN	Capacitor coupled	1.0		16	MHz
			sine wave input :				
	$f_{IN}(2)$	RF1	Capacitor coupled	400		900	MHz
		-	sine wave input : $SP = *$				
	f _{IN} (3)	RF2	Capacitor coupled	100		450	MHz
	e (1)	576	sine wave input : $SP = 1$				
	$f_{\rm IN}(4)$	RF2	Capacitor coupled	30		150	MHz
	((r)	13150	sine wave input: $SP = 0$	0.0		-	
	$I_{\rm IN}(5)$	RF3	Capacitor coupled	30		120	WHI
	£ (C)	DEA	sine wave input : $SP = T$	05		05	N/II.
	$I_{\rm IN}(0)$	Rr 4	Capacitor coupled	0.5		30	WITZ
Cuprontood Crustol	V!tol		Sine wave input: SP = *	20	79	0 0	N/11 -
Oscillation Resonator	Atal	AIN-AÇ	$(CI \ge 5012)$	3.0	1.2	φ.U	1011-12
Input Amplitude	$V_{\rm DM}(1)$	XIN	Canacitor counled	0.5		15	Vrme
mput miphtade		TTT I	sine wave input	0.0		1.0	VIIIIS
	$V_{IN}(2)$	RF1	Capacitor coupled	0.1		1.5	Vrms
	• 110 ()		sine wave input	0.2			• • • • • • • •
	VIN (3)	RF2	Capacitor coupled	0.1		1.5	Vrms
	- 11(\=)		sine wave input	• • •			
	$V_{IN}(4)$	RF3	Capacitor coupled	0.1		1.5	Vrms
			sine wave input	-			
	V _{IN} (5)	RF4	Capacitor coupled	0.1		1.5	Vrms
			sine wave input				
37 . 000 . 0.1							

Note : SP is one of the control data bits, which is used for selecting a desired input frequency band. (* Don't care)

Electrical Characteristics	s under rec	ommended opera	ting conditions	min	typ	max	unit	
On-chip Feedback	Rf(1)	XIN	-		1.0		MΩ	
Resistor	Rf (2)	RF1			500		$\mathbf{k}\Omega$	
	Rf (3)	RF2			500		kΩ	
	Rf (4)	RF3			500		kΩ	
	Rf (5)	RF4			500		kΩ	
'H'-Level Input Current	I _{IH} (1)	CE,CL,DI	$V_{IN} = 5.5 V$			5.0	μA	
	$I_{IH}(2)$	XIN	$V_{IN} = V_{DD}$			20	μA	
	$I_{IH}(3)$	RF1,2,3,4	$V_{IN} = V_{DD}$			40	μA	
'L'-Level Input Current	$I_{IL}(1)$	CE,CL,DI	$V_{IN} = V_{SS}$			5.0	μA	
	- (-)						· .	



No.2810-3/11

Continued from preceding page.

munuea nan preceamg pa	ge.						
	-			min	typ	max	\mathbf{unit}
'H'-Level Output Voltage	VOH	PD1,PD2	$I_0 = 0.1 \text{mA}$ (0.6V _{DD}			V
'L'-Level Output Voltage	$V_{0L}(1)$	PD1,PD2	$I_0 = 0.1 \text{mA}$			0.3	v
	$V_{OL}(2)$	OUTO to OUT6, UL	$I_0 = 2mA$			1.0	V
Output OFF Leak Current	IOFF	OUT0 to OUT6, \overline{UL}	$V_0 = 13V$			5.0	μA
'H'-Level Tri-State OFF	IOFFH	PD1,PD2	$V_0 = V_{DD}$		0.01	10.0	nA
Leak Current							
'L'-Level Tri-State OFF	IOFFL	PD1,PD2	$V_0 = V_{SS}$		0.01	10.0	nA
Leak Current							
Input Capacitance	C_{IN}	RF1			2.5		\mathbf{pF}
Supply Current	IDD		$f_{IN}(2) = 900 MHz$,		55	80	mA
			$V_{IN}(2) = 100 \mathrm{mVr}$	ms,			
			X'tal = 7.2 MHz				
			athon innut ning -	Var			

other input pins = V_{SS} , output pins = open

[1] Pin Description

Symbol	Pin No.	Contents	Functional Description	I/O Type
XIN XOUT	1 24	X'tal OSC	Crystal oscillation frequency input pin. Connected with the crystal oscillation resonator with an oscillation frequency of 7.2MHz.	Input Output
RF1	18	Local oscillation signal frequency input	 Serial data input pin : This input pin is selected when bits DV0 and DV1 are set to 0. The serial input data to this pin is transmitted to a programmable divider circuit. The input frequency range is between 400MHz and 900MHz (100mVrms : Minimum). The input signal is transmitted to the swallow counter via the internal prescaler. The settable division ratio is between 256 and 262143. Please note that the actual division ratio will be twice the value set because the internal prescaler is provided. 	Input
RF2	16	Local oscillation signal frequency input	 Serial data input pin : This pin is selected when control data bits DV0 and DV1 are set to 1 and 0, respectively. The input serial data to this pin is transmitted to a programmable divider circuit. Serial input data with control data bit SP=1: The input frequency range is between 100 MHz and 450MHz (100mVrms : Minimum). The input signal frequency to this pin is directly transmitted to the swallow counter, not via the 1/2 internal prescaler. The settable division ratio can be between 256 and 262143. Serial input data with control data bit SP=0: The input signal frequency is between 30MHz and 150MHz (100mVrms : Minimum). The input signal frequency is directly transmitted to the swallow counter, not via the 1/2 internal prescaler. 	Input

	\cdot The settable division ratio can be between	
	256 and 262143.	
	 (Cantinua)	1

Continued on next page.

-

No.2810-4/11

.

Continued from preceding page.

ſ	Symbol	Pin No.	Contents	Functional Description	I/О Туре
	RF3	14	Local oscillation signal frequency input	 Serial data input pin : This pin is selected when control data bits DV0 and DV1 are set to 0 and 1, respectively. The serial input data to this pin is transmitted to a programmable divider circuit. The input frequency range is between 30MHz and 150MHz (100mVrms : Minimum). The input signal frequency is directly transmit- ted to the swallow counter, not via the 1/2 internal prescaler. The settable division ratio can be between 256 and 626143. 	Input
-	RF4	13	Local oscillation signal frequency input	 Serial data input pin : This is selected when control data bits DV0 and DV1 are set to 1. The input serial data to this pin is transmitted to a programmable divider circuit. The input frequency range is between 0.5MHz and 35MHz. The input signal frequency is directly transmit- ted to the 14-bit main divider. The settable division ratio is between 16 and 16383. 	Input
	PD1 PD2	21 22	Phase comparator Charge pump output	• Charge pump output from the PLL circuit : H- level output Reference frequency (fref) < fosc/N. L-level output Reference frequency (fref) > fosc/N. Floating state Reference frequency (fref) = fosc/N. Note : fosc/N = local ocillation signal frequency divided by N.	Output (Tri-state)
-	υΓ	5	Unlock detection output	 Used for PLL lock/unlock state output. PLL in lock state : Open-circuited. PLL in unlock state : Low For more information, refer to the unlock detection circuit. 	Output N-ch open drain circuit type
	CE	2	Chip enable signal input	• Set this pin to the H-level state to input serial data to the LM7005.	Input %
	CL	4	Clock pulse input	Provide synchronization timings for inputting serial data into the LM7005.	Input *
	DI	3	Serial data input	 Pin for inputting serial data to the LM7005. To set the initial value in the LM7005, the total number of 56 bits must be used. 	Input %
	OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6	6 7 8 9 10 11 12	Output port	 Output ports used for outputting the 7-bit serial data from the controller to an external circuit. This synthesizer receives 7-bit serial data O0 to O6 from the controller and then latches it into the shift register. That 7-bit serial data is then output in parallel to an external device from these 7 ports. Data logic "1": Open-circuited Data logic "0": Low Withstand voltage level: 13V 	Output N-ch open drain circuit type

Continued on next page.

No 2810-5/11

.

Continued from preceding page.

Symbol	Pin No.	Contents	Functional Description	І/О Туре
V _{BB}	20	Back gate bias input	· Pin for back gate bias input (The capacitor of 0.01 μ F is needed between this pin and the ground.)	
V _{DD}	19	Supply voltage	 Supply voltage pin. (Supply voltage : 4.5V to 5.5V) 	_
V _{SS1}	23	Ground	· Ground pin	_
V _{SS2}	17	Ground	• Ground pin for high frequency signal : For RF1 pin	***
V _{SS3}	15	Ground	• Ground pin for high frequency signal : For RF2/3/4 pin	-

[2] Control data (serial data) configuration



The sirial data for controlling the LM7005 consists of 56 bits. After the power on, all the 56 bits must be input to the LM7005 for initialization.

Mode 1 : The LSI test mode selection data (T0 and T1) must be set to 0.

Mode 2 : The 24 bits from D0 to * must be used.

Mode 3 : The 32 bits from R0 to DZ1 must be used.

O: Input required, -: Input not required

.

				0.11	putteq	uneu, -	mpu	LINGLIEU	luneu.
	(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)
Mode 1	Ö	0	0	0	0	0	0	0	0
Mode 2	0	0	-	1	1	1	1	-	_
Mode 3		_	0	0	0	0	0	0	0

.

No.2810-6/11

	L	N	17	0	0	5
--	---	---	----	---	---	---

```
[3] Control data bit description
```

.

No.	Data	Description	Associated data bits
(1)	Programmable divider control data D0 to D17 : Specify a desired division ratio	 The control data (D0 to D17) must be input to the LM7005 for setting a desired division ratio in the programmable divider circuit. This control data is a binary value. Bit D17 is the most significant bit (MSB) of the control data. The least significant bit (LSB) of this control data depends on bits DV0 and DV1 as shown in the table below. DV0 DV1 Pin LSB Settable division ratio Actual division ratio 0 0 RF1 D0 256 to 262143 Division ratio set × 2 1 0 RF2 D0 256 to 262143 Division ratio set 0 1 RF3 D0 256 to 262143 Division ratio set 1 RF4 D4 16 to 16383 Division ratio set If LSB = D4 (RF4), bits D0 to D3 can be set to either 0 or 1. 	DV0 DV1 SP
(2)	DV0 and DV1 : Divider selection data SP : Select a desired input frequency band	 Bits DV0 and DV1 are used to select a desired local oscillation signal input pin from RF1 to RF4. Bit SP has meaning if RF2 pin has been selected. This bit is used to select a desired input frequency range. *: Do not care. DV0 DV1 Pin SP H/L Settable division ratio 0 0 RF1 * - 400MHz to 900MHz 1 0 0<td>D0 to D17</td>	D0 to D17
(3)	R0 to R13 : Select a desired reference frequency	 Bits R0 to R13 are used to set a desired division ratio in the reference divider circuit. The control data (R0 to R13) is a binary value. The least significant bit (LSB) of this control data is R0. Settable division ratio : 8 to 16383. Actual division ratio = division ratio set ×2 Reference frequency = Crystal oscillation frequency : XIN/ actual division ratio 	UL0 UL1 UE0 UE1
(4)	O0 to O6 : Specify output port data	 Bits O0 to O6 are used to determine the output data to an external device from ports OUT0 to OUT6. The control data (O0 to O6) is input to the LM7005 from the controller and then latched into the shift register. The content of the shift register is output to an external device from output ports OUT0 to OUT6. Each output port consists of an N-ch open drain output circuit and enters the following state : Data logic "1": Open-circuited Data logic "0": Low 	_

Continued on next page.

.

No.2810-7/11

.

Continued from preceding page.

No.	Data	Description			
	UL0 and UL1, and UE0 andUE1 : Unlock detection data bits	• Data bits (ULO and UL1) are used for detecting a pulse width of a phase error signal from the phase comparator to the pulse width detection circuit. Data bits (UEO and UE1) are used to specify a desired expansion time data for output unlock signal from the LM7005 to an external circuit.	4444 0105		
(5) (6)		UL0 UL1 Phase error signal detection width Division ratio for reference divider 0 0 Direct 8 or more 1 0 ±4/fx'tal or longer 8 or more 0 1 ±16/fx'tal or longer 24 or more 1 1 ±64/fx'tal or longer 96 or more 1 1 ±64/fx'tal or longer 96 or more 0 1 ±16/fx'tal or longer 96 or more 0 0 8 cycles of a selected reference frequency 0 0 8 cycles 1 0 64 cycles 0 1 128 cycles 1 1 512 cycles	R0 to R13		
(7)	PD0 and PD1 : Charge pump output control data	 These two bits are used to control the charge pump outputs (PD1 and PD0). When the PLL is forced into a deadlock state, these data bits are used to control the charge pump outputs and then allows the PLL to exit from the deadlock state. PD0 PD1 Charge pump output 0 0 Normal operation 1 0 High 0 1 Floating 	_		
(8)	DZ0 and DZ1 : Dead zone control data	 These two data bits are used to select a desired dead zone for the phase detector from the following four options. DZC > DZB > DZA DZ0 DZ1 Dead zone 0 0 DZB 0 DZB 0 1 0 0 0 1 0 0 1 1	_		
(9)	TO and T1 : LSI test data	• These two data bits are used to select a desired test mode. They have nothing to do with the user operation. Normally, these bits are set to 0. Note that these data bits must be always set to "0" right after power is supplied.			

No.2810-8/11

,

[4] Control data (serial data) entry

There are three control data entry modes available on the LM7005. Control data can be input to this LSI after one of the three entry modes has been selected.

The one of the three entry modes can be selected by four data bits (A0 to A3) input to the DI pin before the CE pin level becomes High. Note that the these four bits are input to the LSI on the rising edge of the clock pulses input to the CL pin.

Mode	A0	A1	A2	A3	Function Description	Operations Description
1	1	0	0	0	All the control data bits need to be input.	• This mode allows all the 56 control data bits to be input to the LM7005. This mode must be used for initializing the LSI immediately after power is applied.
2	0	1	0	0	Only the control data bits for controlling the programmable divider need to be input.	• This mode allows only the 24 control data bits (D0 to SP, *) to be input to the LM7005. The other bits than the 32 bits remain unchang- ed.
3	1	1	0	0	Only the control data bits for controlling the reference divider need to be input.	• This mode allows only the 32 control data bits (R0 to DZ1) to be input to the LM7005. The other bits than the 24 bits remain unchang- ed.
	0 to 0	0 to 0	1 to 0	0 to 0	Invalid	• This is an invalid mode. No control data can not be input to the LSI.
CE					,	() Mode select
$DI \qquad AO \qquad A1 \qquad A2 \qquad A3 \qquad ()$				3		

The timing chart is given under the table below.

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

Anyone purchasing any products described or contained herein for an above-mentioned use shall; ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;

② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

No.2810-9/11



Mode 1 : This mode allows the user to input 60 bits to the DI pin : 4 mode selection data bits + 56 control data bits

Mode 2: This mode allows the user to input 28 bits to the DI pin : 4 mode selection data bits + 24 control data bits

Mode 3: This mode allows the user to input 36 bits to the DI pin : 4 mode selection data bits + 32 control data bits

[6] Programmable divider circuit configuration



Pin	DV0	DV1	Settable division ratio	Actual division ratio	SP	Channel	Input frequency range	Frequency band
RF1	0,	0	256 to 262134	Division ratio set $ imes 2$	*	(A)	400MHz to 900MHz	UHF
DEO			Same as above	Division ratio set	1	(B)	100MHz to 450MHz	VHF
		U			0	(C)	30MHz to 150MHz	FM
RF3	0	1	Same as above	Division ratio set	*	(D)	30MHz to 150MHz	FM
RF4	1	1	16 to 16383	Division ratio set	*	(E)	0.5MHz to 35MHz	SW,MW,LW

DV0, DV1 and SP: Control data bits and * indicates that any bit value will be accepted.

No.2810-10/11

LM7005 .

[7] Unlock detector circuit configuration



ULO	ULI		Phase error detector	Division ratio set for reference divider	Detection pulse width at fx'tal = 7.2MHz
0	0	W0	(Direct output) *	8 or greater	-
1	0	W1	±4/fx'tal or longer	8 or greater	±0.56µs or greater
0	1	W2	± 16 /fx'tal or longer	24 or greater	±2.23μs or greater
1	1	W 3	±64/fx'tal or longer	96 or greater	±8.89µs or greater

ULO	UL1		Expansion time period = N cycles of fref (reference frequency)	Reference frequency : fref = 100kHz
0	0	E0	8 cycles	0.08ms
1	0	E1	64 cycles	0.64ms
0	1	E2	128 cycles	1.28ms
1	1	E3	512 cycles	5.12ms

ULO, UL2, UE0 and UE1 : Control data bits and * indicates that phase error signal pulse width will not be expanded.

• Phase error signal detection width is closely related to a division ratio set in the reference divider. Please keep it in mind.

• Phase error signal detection width and expansion time period are determined by a crystal oscillation resonator frequency and a selected reference frequency. Please keep it in mind.

Example : Crystal oscillation resonator - - - 7.2MHz. Reference frequency - - - 100kHz

- ① Division ratio set in the reference divider : $7.2MHz \div 100kHz \div 2 = 36$
- (2) Phase error signal detection width : UL0=0, $UL=1\rightarrow W2 \cdots \pm 2.23 \mu s$ or greater. Note that W3 cannot be selected.
- ③ Expansion time period : UE0 = UE1 = $1 \rightarrow E3 -5.12$ msec.



No.2810-11/11