Ordering number: EN3035A

		NMOS LSI
	No.3035A	LM7006, 7006H
SANYO		Dual PLL Frequency Synthesizer Circuit
	L	Buut I BB Trequency Synthesizer Offcuit

Overview

The LM7006, 7006H is a PLL Frequency Synthesizer circuit for use in cordless telephones. It incorporates separate programmable dividers, phase comparators and dual-gain charge pumps for the transmit and receive sides. (Transmit side is operated by an independent power supply for standby function.) Device operation is controlled by a 40-bit serial input word, enabling simple control from a microcontroller by CCB.

The LM7006, 7006H is available in a 20-pin plastic DIP (300MIL). It operates from a single 4.0 to 5.5V supply.

Pin Assignment : DIP20S







SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

8090JN,TA/3249TA/2019YT,TS (US) No.3035-1/7

Equivalent Circuit Bloc	k Diagram		
,	TVpo		
	(13)		······································
and the second secon	Jan Kanala A	a sa sa tanàna amin'ny tanàna dia kaominina dia kaominina dia kaominina dia kaominina dia kaominina dia kaomini	
	Programmable D 16bit (TX)		
		Charge P Unlock D	ump
		(TX)	>10 POT2
	and the second		
	M-1		AIT
XIN (2)	Reference Drv	kder no 🖂 🚽	
	· · · · · · · · · · · · · · · · · · ·		
	Programmable		ump etector
) 16bn (/	RX) 🖉 🗍 🔁 (RX)	
	- AND		
∨ss (15)			
	网络小学生 医颈骨上 网络马马斯加利尔 经联合合法 医原始性 化化合金 人名法尔尔 计算机 百姓	Shift Register & Latch	
Bia	KONAC MARKARANA IN TRANSPORTATION AND A DATA MARKARANA INTERNAL AND A DATA A DATA A DATA A	40bit	
a the bird offer	ters and America Contract Contract of C	din and an and a state of the second s	AND AND AND
		20	
	CE CL	DI	
	~ • • •		
	C signal input		nlock detection (open-drain)
(12.800MH	SC signal input		harge pump output (main)
	C signal input		narge pump output (sub)
	y other than TV _{DD}		r for L.P.F amp
V _{SS} : Ground			nlock detection (open-drain)
BB : Back gate bi	as pin		harge pump output (main) harge pump output (sub)
CE,CL,DI : Serial data i			
TX PLL sup		AIR,AOR : RX T	r for L.P.F amp
		- * •	
Absolute Maximum Ra			unit
Supply Voltage	V _{DD} max	RV _{DD} ,TV _{DD}	-0.3 to +6.0 V
Back Gate Bias	V _{BB} max		-4.0 to -2.0 V
Input Voltage	$V_{IN(1)}$ max	CE,CL,DI,AIR,AIT	-0.3 to +7.0 V
Output Valters	$V_{IN(2)}$ max	All other input pins	$-0.3 \text{ to } V_{DD} + 0.3$ V
Output Voltage	V _{OUT(1)} max	AOR, AOT, LDR, LDT	-0.3 to +7.0 V
Output Current	V _{OUT(2)} max	All other output pins AOR,AOT,LDR,LDT	-0.3 to V_{DD} + 0.3 V
Allowable Power Dissi	I _{OUT(1)} max	$T_{9} \leq 75^{\circ}C$	0 to 2.0 mA 350 mW
A HOWADIE POWER DISSI	DALION MOMAX	IN - A (D) U	350 mV

LM7006, 7006H

Input Voltage	$V_{IN(1)}$ max	CE,CL,DI,AIR,AIT	0.3 to +
	V _{IN(2)} max	All other input pins	-0.3 to V _{DD} +
Output Voltage	V _{OUT(1)} max	AOR,AOT, <u>LDR</u> , <u>LDT</u>	-0.3 to +
	VOUT(2) max	All other output pins	-0.3 to V _{DD} +
Output Current	IOUT(1) max	AOR,AOT, LDR, LDT	0 to
Allowable Power Dissipation	(- /	Ta≦75°C	
Operating Temperature	Town		40 to -

	-001(1)				
Allowable Power Dissipation	Pd max	Ta≦75°C	350	mW	
Operating Temperature	Topr		-40 to $+75$	°C	
Storage Temperature	Tstg		-55 to $+125$	°C	

Note : Pins PIR and PIT are susceptible to damage by static discharge. Appropriate precautions should be taken during handling and operation.

No.3035-2/7

He Oberating Con-	ditions a	t Ta = -40	to + 75	$5^{\circ}C, V_{SS} = 0V$	min	typ	max		unit
y Voltage		RV _{DD} ,TV _{DI}		-7 00	4.0	• 1	5.5		v
			,						v
									v
									v
U VOICAGE					·		0.0		•
Frequency			Sine v	vave	3.0	12.8	13.5		MHz
riequency	AIN(1) A				0.0				
	furrow	PIR PIT			200		400		MHz
	$\operatorname{AIN}(2)$,		•	200		100		
			-						
Voltaro	Vou	XIN			50		1000	m	Vrme
voltage	VIN(1)				00		1000		• 1 1113
	Vince	דים אום			70		500	m	Vrme
	VIN(2)			•	10		000		• • • • • • •
			-						
			11N(2)	-200 10 4001112					
al Characteristics	under A	llowable	Operat	ting Conditions	min	ty	'p m	ax	unit
al Feedback	$\mathbf{R}\mathbf{f}$			-					kΩ
or		, ,							
resis Width	$\mathbf{V}\mathbf{h}$	CE,CL,D	I		0.1	. 0	.5		v
				$V_1 = 5.5 V$			1	5.0	μA
									μA
			, 			0.0			'nA
'L'-Level Current			I	-					μA
									μA
						0.0			'nA
it 'H'-Level Voltage	Vou		DR2		0.6Vnr				v
0	0.11			U		,			
it 'L'-Level Voltage	νοια			$I_0 = 0.1 \text{mA}$			().3	v
		PDT1.PI) T2	•••					
	Vol(2			$l_0 = 1.0 \text{mA}$			I	1.0	v
	Volue								v
	010	,							•
it OFF-State	IOFEC	D LDR. LD	Г				ł	5.0	μA
	IOFFO	AOR.AO	т						μA
0		DR1.PI	DR2		7	0.0			nA
	-01.1.((PDT1.PI	DT2						
Capacitance	CIN					2	.5		pF
				% 1				32	mA
,			гv _{dd}	×2					mA
					-				
	_	1317	•	YOM. OF	mir	ı ty			unit
			~~	-	-				mA
06H	DD	$\kappa V_{DD} + TV$	00	≈ 2,Ta = 25°C	50	ļ		55	mA
XIN = 12.8MHz		, ***	2 XIN	= 12.8 MHz					
111 - 12.011112		太		= 400 MHz (70 mVrms)					
PIR = 400 MH = (70 m)	Vrmel								
PIR = 400 MHz (70 m)	Vrms),								
PIR = 400MHz (70m other inputs : V _{SS} , outputs : open	Vrms),		PIT	= 400 MHz (70 mVrms) = 400 MHz (70 mVrms) er inputs : V _{SS} ,					
	aal Feedback for resis Width 'H'-Level Current 'L'-Level Current at 'H'-Level Voltage at 'L'-Level Voltage at OFF-State age Current Capacitance y Current	'L'-Level Voltage VIL OUT it Voltage VOUT I Frequency fIN(1) I Frequency fIN(2) I Voltage VIN(1) I Voltage VIN(1) I Voltage VIN(2) I Value VIN(2) I Value VIN(2) I val Characteristics under A Rf aal Feedback Rf or resis Width Vh 'H'-Level Current IIH(1) IIH(2) IIH(2) IIH(2) IIH(3) 'L'-Level Current IIL(2) IIL(2) IIL(2) IIL(2) IIL(2) IIIH(2) IIL(2) IIIL(3) VOL(2) Vol(3) VOL(2) Vol(4) VOL(2) Vol(3) VOL(2) Vol(3) VOL(2) Vol(3) VOL(2) Vol(3) VOL(2) Vol(3) VOL(2) Vol(4) VOL(2) Vol(4)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		$\begin{array}{ccccccc} \mathrm{'L'-Level\ Voltage} & \mathrm{V_{IL}} & \mathrm{CE}, \mathrm{CL}, \mathrm{DI} & \mathrm{AOR}, \mathrm{AOT}, & \mathrm{LDR}, \mathrm{LDT} \\ \mathrm{Frequency} & \mathrm{f_{IN(1)}} & \mathrm{XIN} & \mathrm{Sine\ wave}, & \mathrm{capacitive\ coupling} & & \mathrm{V_{IN(1)}} = 50\mathrm{m}\mathrm{Vrms} \\ \mathrm{f_{IN(2)}} & \mathrm{PIR}, \mathrm{PIT} & \mathrm{Sine\ wave}, & \mathrm{capacitive\ coupling} & & \mathrm{V_{IN(2)}} = 70\mathrm{m}\mathrm{Vrms} \\ \mathrm{Voltage} & \mathrm{V_{IN(1)}} & \mathrm{XIN} & \mathrm{Sine\ wave}, & \mathrm{capacitive\ coupling} & & \mathrm{f_{IN(1)}} = 3.0\ \mathrm{to\ 13.5MHz} \\ \mathrm{Voltage} & \mathrm{V_{IN(2)}} & \mathrm{PIR}, \mathrm{PIT} & \mathrm{Sine\ wave}, & \mathrm{capacitive\ coupling} & & \mathrm{f_{IN(2)}} = 200\ \mathrm{to\ 400MHz} \\ \mathrm{al\ Characteristics\ under\ Allowable\ Operating\ Conditions \\ \mathrm{tal\ Feedback} & \mathrm{Rf} & \mathrm{XIN\ PIR}, \mathrm{PIT} & \mathrm{Sine\ wave}, & \mathrm{capacitive\ coupling} & & \mathrm{f_{IN(2)}} = 200\ \mathrm{to\ 400MHz} \\ \mathrm{ind\ Wh} & \mathrm{Vh} & \mathrm{CE}, \mathrm{CL}, \mathrm{DI} & \mathrm{V_{I}} = 5.5\mathrm{V} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{CE}, \mathrm{CL}, \mathrm{DI} & \mathrm{V_{I}} = 5.5\mathrm{V} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{CE}, \mathrm{CL}, \mathrm{DI} & \mathrm{V_{I}} = 5.5\mathrm{V} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{AIR}, \mathrm{AIT} & \mathrm{V_{I}} = 5.5\mathrm{V} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{AIR}, \mathrm{AIT} & \mathrm{V_{I}} = \mathrm{V_{SS}} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{AIR}, \mathrm{AIT} & \mathrm{V_{I}} = \mathrm{V_{SS}} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{AIR}, \mathrm{AIT} & \mathrm{V_{I}} = \mathrm{V}_{\mathrm{SS}} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{AIR}, \mathrm{AIT} & \mathrm{V_{I}} = \mathrm{V}_{\mathrm{SS}} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{AIR}, \mathrm{AIT} & \mathrm{V_{I}} = \mathrm{V}_{\mathrm{SS}} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{AIR}, \mathrm{AIT} & \mathrm{V_{I}} = \mathrm{V}_{\mathrm{SS}} \\ \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} & \mathrm{DR}, \mathrm{LOT} & \mathrm{ind\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} & \mathrm{DR}, \mathrm{LOT} & \mathrm{ind\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} & \mathrm{ind\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} & \mathrm{vold\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} & \mathrm{vold\ H}^{\mathrm{H}} \\ \mathrm{vold\ H}^{\mathrm{H}} \\ vold$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

LM7006, 7006H

Note : The LM7006H is distinguished by an orange marking. I_{DD} is the only difference between the two devices.

No.3035-3/7

LM	7006	, 70	06H
----	------	------	-----

Pin Description

Pin Name	Pin No.	Input/Output	Description
XIN	2	Input	Reference OSC input 12.800MHz,50mVrms minimum (TCX0)
PIT	14	Input	Transmit VCO input 200 to 400MHz,70mVrms minimum. Division ratio of transmit programmable divider is set by the TD0 to TD15 control bits to between 256 and 65535.
PIR	16	Input	Receive VCO input 200 to 400MHz,70mVrms minimum. Division ratio of receive programmable divider is set by the RD0 to RD15 control bits to between 256 and 65535.
RV _{DD}	17	-	Receive section power supply 4.0 to 5.5V to data shift register latch, reference divider, RX programmable divider, RX phase detector, RX unlock detector.
TV _{DD}	13	- *1	Transmit section power supply 4.0 to 5.5V to TX programmable divider, TX phase detector, TX unlock detector.
V _{BB}	1	Output	Back gate bias pin Requires a $0.01\mu F$ capacitor between V_{BB} and ground.
V _{SS}	15		Ground
LDT LDR	87	Output N-channel Open drain	N-channel open-drain lock/unlock outputs for transmit and receive PLLs Lock : High-impedance Unlock : LOW The lock/unlock phase boundary is set by the UD0 to UD2 control bits. Extension of the phase difference signal is selected by the UE control flag.
PDT1 PDR1	95	Output (Tri-state)	Tri-state main charge pump outputs for transmit and receive PLLs Driven by the phase error signal obtained by comparing PLL frequency divided by N (fosc/N) with the reference frequency (fref) fosc/N > fref or leading: positive pulses fosc/N < fref or lagging: negative pulses fosc/N = fref: high-impedance
PDT2 PDR2	10 6	Output (Tri-state)	Tri-state auxiliary charge pump outputs for transmit and receive PLLs Driven by the PLLs phase error outputs only while PLL is out of lock, and high-impedance while PLL is in the lock range set by UD0 to UD2. Same polarity as main charge pump outputs.
AIT AOR	11 12	Input Ouptut	MOS N-channel transistor for TX PLL loop filter
AIR AOR	4 3	Input Output	MOS N-channel transistor for RX PLL loop filter
CE	18	Input ×2	Chip enable input A HIGH level enables serial data transfer into the LM7006.
CL	19	Input %2	Serial input data clock
DI	20	Input %2	Serial data input

- *1 TV_{DD} Pin is connected to V_{SS} when transmit circuit is in power-off state (standby mode). For instance, connect resistor (47kΩ to 100kΩ) between TV_{DD} and V_{SS}.
 *2 High and Low input voltages on CE, CL, DI are held in the following range, respectively, regardless of the supply voltage (RV_{DD}). V_{IH}=2.5 to 5.5V, V_{IL}=0 to 0.5V

No.3035-4/7



LM7006, 7006H

Device Control



No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
 Anyone purchasing any products described or contained herein for an above-mentioned use shall:

 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:

- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

No.3035-5/7

	•	LM7006, 7006H

(1)TX Programmable Divider: TD0 to TD15TD0 to TD15 form the TX side programmable divider ratio. TD0 to TD15FR(2)RX Programmable Divider: RD0 to RD15RD0 to RD15 form the RX side programmable divider ratio must be between 256 and 65535, inclusive.FR(2)RX Programmable Divider: RD0 to RD15RD0 to RD15 form the RX side programmable divider ratio. RD0 is the least significant bit, and RD15 the most significant bit. The divider ratio must be between 256 and 65535, inclusive.FR(3)UD0 UD1 UD1UD0 to UD2 set the lock detector phase difference lock/unlock limit, as shown in the table below.FR(3)UD0 UD2UD1 UD2UD2UD1 Signal NamePhase Difference (65) Detection Width (pase) 65 0 0 1 1 ULD1 65 2 1.25 0 1 1 0 ULD2 65 2 5.00 1 1 0 ULD2 65 2 5.00 1 1 1 ULD3 65 2 5.00 65 > 0.00FR(4)Dead Zone Control : DZSelects the width of the phase comparator insensitive region. DZ = 0 : narrow DZ = 1: wideSelects the select width of the phase comparator insensitive region. DZ = 0: narrow DZ = 1: wideFR	No.	Data	Description	Associated data bits
Divider: RD0 to RD15ratio. RD0 is the least significant bit, and RD15 the most significant bit. The divider ratio must be between 256 and 65535, inclusive.(3)UD0 	(1)	Divider:	TD0 is the least significant bit, and TD15 the most significant bit. The divider ratio must be between 256 and	
UD1 UD2lock/unlock limit, as shown in the table below.Unlock Detector Control: UE $UD2$ $UD1$ $UD0$ Signal NamePhase Difference (sE) Detection Width (usec)000ULD0 $gE > 0$ 01ULD1 $gE > 1.25$ 010ULD2 $gE > 0.30$ 011ULD3 $gE > 0.15$ 101ULD4 $gE > 0.15$ 101ULD6 $gE > 0.60$ 111ULD6 $gE > 10.00$ UEcontrols the format of the lock detector LDT and LDR output signals. The figure below illustrates this operation.Signal NameUELD7/LDR OutputsULD00The phase error signal is extended by 2.5msULD71The phase error signal is extended by 2.5msULD71The phase error signal is extended by 2.5msULD71The phase error signal is extended by 5.0ms eE $ULD7$ 1LDT $Z.5/5.0ms$ QZ QZ (4)Dead Zone Control:Selects the width of the phase comparator insensitive region. $DZ = 0:$ narrow $DZ = 1:$ wide	(2)	Divider :	ratio. RD0 is the least significant bit, and RD15 the most significant bit. The divider ratio must be between 256 and	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	(3)	UD1		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		Unlock Detector Control :	0 0 0 ULD0 øE > 0 0 0 1 ULD1 øE > 1.25 0 1 0 ULD2 øE > 0.30 0 1 1 ULD3 øE > 5.00 1 0 0 ULD4 øE > 0.15	
ULD0 0/1 Directly output the phase error signal ULD0 0 The phase error signal is extended by 2.5ms ULD7 1 The phase error signal is extended by 5.0ms $\phi \in$ \downarrow \downarrow LD7 1 The phase error signal is extended by 5.0ms $\phi \in$ \downarrow \downarrow LD7 1 The phase error signal is extended by 5.0ms $\omega \in$ \downarrow \downarrow LD7 Extended by 2.5 or 5.0ms LD7 $2.5/5.0ms$ D7 $2.5/5.0ms$ D7 $0.0ms$ D8 $0.0ms$ D2 $0.0ms$ D2 = 0 : narrow $DZ = 0 : narrow$ D2 = 1 : wide $0.0ms$			1 1 0 $ULD6$ $\emptyset E > 0.60$ 1 1 1 $ULD7$ $\emptyset E > 10.00$ UE controls the format of the lock detector \overline{LDT} and \overline{LDR} output signals. The figure below illustrates this operation.	
(4) Dead Zone Control: Selects the width of the phase comparator insensitive region. DZ = 0: narrow DZ = 1: wide	ì			
(4) Dead Zone Control: Selects the width of the phase comparator insensitive region. DZ DZ = 0 : narrow DZ = 1 : wide			ULD0 0 The phase error signal is extended by 2.5ms	
DZ region. DZ=0:narrow DZ=1:wide			LDT	
	(4)		region. DZ=0 : narrow	
(5) Reference frequency Select: FR = 1: reference frequency = 25.0kHz FR = 1: reference frequency = 12.5kHz RD0 to $RD15RD0$ to $RD15$	(5)		FR=0 : reference frequency=25.0kHz FR=1 : reference frequency=12.5kHz	TD0 to TD15 RD0 to RD15
(6) Device Test Flags: T0 and T1 are used to test the LM7006. They should both be set to "0" for normal operation.	(6)	-		-

No.3035- 6/7



,

The dual charge pump circuit ensures good performance during normal tracking and fast lock-in shown input frequency charges. During normal operation, only the main charge pump is employed to keep the PLL in sync. The auxiliary charge pump output is high-impedance. The loop filter time constant is relatively high, thus ensuring good sideband and modulation characteristics. When channels are changed, the PLL will lose lock and the auxiliary charge pump is activated. The filter resistor now consists of both R1S and R1M in parallel, reducing the filter time constant. PLL lock-in is thus accelerated.

Sample Application Circuit



No.3035-7/7