LMC567

National Semiconductor

# LMC567 Low Power Tone Decoder

### **General Description**

The LMC567 is a low power general purpose LMCMOSTM tone decoder which is functionally similar to the industry standard LM567. It consists of a twice frequency voltagecontrolled oscillator (VCO) and quadrature dividers which establish the reference signals for phase and amplitude detectors. The phase detector and VCO form a phase-locked loop (PLL) which locks to an input signal frequency which is within the control range of the VCO. When the PLL is locked and the input signal amplitude exceeds an internally pre-set threshold, a switch to ground is activated on the output pin. External components set up the oscillator to run at twice the input frequency and determine the phase and amplitude filter time constants.

### **Features**

- Functionally similar to LM567
- 2V to 9V supply voltage range
- Low supply current drain
- No increase in current with output activated
- Operates to 500 kHz input frequency
- High oscillator stability
- Ground-referenced input
- Hysteresis added to amplitude comparator
- Out-of-band signals and noise rejected
- 20 mA output current capability

Block Diagram (with External Components) OUTPUT OUTPUT FILTER 50 k0 AMPL 10 DFT. LOOP GROUND FILTER ¢ ÷2 ٧s TIMING 120 k CAPACITOR PHASE INPUT 2 Œ DET. vco TIMING RESISTOR LMC567 TL/H/8670-1 Order Number LMC567CM or LMC567CN See NS Package Number M08A or N08E

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage, Pin 3	2 V <sub>p-p</sub>
Supply Voltage, Pin 4	10V
Output Voltage, Pin 8	13V
Voltage at All Other Pins	Vs to Gnd
Output Current, Pin 8	30 mA
Package Dissipation	500 mW
Operating Temperature Range (T <sub>A</sub> )	-25°C to +125°C

Storage Temperature Range	~55°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 sec.)	260°C
Small Outline Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

### **Electrical Characteristics**

Test Circuit,  $T_A = 25^{\circ}$ C,  $V_s = 5$ V, RtCt #2, Sw. 1 Pos. 0, and no input, unless otherwise noted.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
14	Power Supply Current	RtCt #1, Quiescent	$V_s = 2V$		0.3		mAdc
		or Activated	$V_8 = 5V$		0.5	0.8	
			$V_{S} = 9V$		0.8	1.3	
V3	Input D.C. Bias				0		mVdo
R3	Input Resistance				40		kΩ
18	Output Leakage				1	100	nAdo
fo	Center Frequency,	RtCt #2, Measure Oscillator	$V_8 = 2V$		98		113 kHz
	F <sub>osc</sub> ÷ 2	Frequency and Divide by 2	$V_{s} = 5V$	92	103	113	
			$V_8 = 9V$		105		
∆f <sub>0</sub>	Center Frequency Shift with Supply	$\frac{f_{0 9V} - f_{0 2V}}{7 f_{0 5V}} \times 100$			1.0	2.0	%/\
Vin	n Input Threshold	Set Input Frequency Equal to f <sub>0</sub> Measured Above, Increase Input Level Until Pin 8 Goes Low.	V <sub>S</sub> = 2V	11	20	27	mVrms
			$V_s = 5V$	17	30	45	
		$V_{\rm S} = 9V$		45			
ΔV <sub>in</sub>	Input Hysteresis	Starting at Input Threshold, Decrease Input Level Until Pin 8 goes High.			1.5		mVrn
V8	Output 'Sat' Voltage	Sat' Voltage Input Level > Threshold I8 = 2 mA		0.06	0.15	Vdc	
	Choose RL for Specified I8	Choose RL for Specified 18	18 = 20 mA		0.7		Vuc
L.D.B.W.	Largest Detection	Measure Fosc with Sw. 1 in	$V_s = 2V$	7	11	15	~ %
	Bandwidth	Pos. 0, 1, and 2; L.D.B.W = $\frac{F_{osc} P_2 - F_{osc} P_1}{F_{osc} P_0} \times 100$	V <sub>8</sub> = 5V	11	14	17	
			$V_8 = 9V$		15		
ΔBW	Bandwidth Skew	Skew = $\left(\frac{F_{osc} P2 + F_{osc} P1}{2F_{osc} P0} - 1\right) \times 100$		-)(-	0	±1.0	%
f <sub>max</sub>	Highest Center Freq.	RtCt #3, Measure Oscillator Frequency and Divide by 2			700		kHz
V <sub>in</sub>	Input Threshold at f <sub>max</sub>	Set Input Frequency Equal to f <sub>max</sub> measured Above, Increase Input Level Until Pin 8 goes Low.			35		mVrm



· · · · · · · · · · · · · · · · · · ·					
RtCt	Rt	Ct			
#1	100k	300 pF			
#2	10k	300 pF			
#3	5.1k	62 pF			



Bandwidth vs. Temp. TEST CIRCUIT, VS = 5V, RICL #2 100 150

50 TEMPERATURE (°C)

Frequency Drift with Temperature TEST CIRCUIT, RICI #2



TL/H/8670-3

LMC567

## Applications Information (refer to Block Diagram)

#### GENERAL

The LMC567 low power tone decoder can be operated at supply voltages of 2V to 9V and at input frequencies ranging from 1 Hz up to 500 kHz.

The LMC567 can be directly substituted in most LM567 applications with the following provisions:

- 1. Oscillator timing capacitor Ct must be halved to double the oscillator frequency relative to the input frequency (See OSCILLATOR TIMING COMPONENTS).
- 2. Filter capacitors C1 and C2 must be reduced by a factor of 8 to maintain the same filter time constants.
- 3. The output current demanded of pin 8 must be limited to the specified capability of the LMC567.

#### **OSCILLATOR TIMING COMPONENTS**

The voltage-controlled oscillator (VCO) on the LMC567 must be set up to run at twice the frequency of the input signal tone to be decoded. The center frequency of the VCO is set by timing resistor Rt and timing capacitor Ct connected to pins 5 and 6 of the IC. The center frequency as a function of Rt and Ct is given by:

$$F_{osc} \cong \frac{1}{1.4 \operatorname{Rt} \operatorname{Ct}} \operatorname{Hz}$$

Since this will cause an input tone of half Fosc to be decoded,

$$F_{input} \cong \frac{1}{2.8 \text{ Rt Ct}} \text{Hz}$$

This equation is accurate at low frequencies; however, above 50 kHz ( $F_{osc} = 100$  kHz), internal delays cause the actual frequency to be lower than predicted.

The choice of Rt and Ct will be a tradeoff between supply current and practical capacitor values. An additional supply current component is introduced due to Rt being switched to  $V_8$  every half cycle to charge Ct:

#### $I_s$ due to Rt = $V_s/(4Rt)$

Thus the supply current can be minimized by keeping Rt as large as possible (see supply current vs. operating frequency curves). However, the desired frequency will dictate an RtCt product such that increasing Rt will require a smaller Ct. Below Ct = 100 pF, circuit board stray capacitances begin to play a role in determining the oscillation frequency which ultimately limits the minimum Ct.

To allow for I.C. and component value tolerances, the oscillator timing components will require a trim. This is generally accomplished by using a variable resistor as part of Rt, although Ct could also be padded. The amount of initial frequency variation due to the LMC567 itself is given in the electrical specifications; the total trim range must also accommodate the tolerances of Rt and Ct.

#### SUPPLY DECOUPLING

The decoupling of supply pin 4 becomes more critical at high supply voltages with high operating frequencies, requiring C4 to be placed as close as possible to pin 4.

#### **INPUT PIN**

The input pin 3 is internally ground-referenced with a nominal 40 k $\Omega$  resistor. Signals which are already centered on 0V may be directly coupled to pin 3; however, any d.c. potential must be isolated via a coupling capacitor. Inputs of multiple LMC567 devices can be paralleled without individual d.c. isolation.

#### LOOP FILTER

Pin 2 is the combined output of the phase detector and control input of the VCO for the phase-locked loop (PLL). Capacitor C2 in conjunction with the nominal 80 k $\Omega$  pin 2 internal resistance forms the loop filter.

For small values of C2, the PLL will have a fast acquisition time and the pull-in range will be set by the built in VCO frequency stops, which also determine the largest detection bandwidth (LDBW). Increasing C2 results in improved noise immunity at the expense of acquisition time, and the pull-in range will begin to become narrower than the LDBW (see Bandwidth as a Function of C2 curve). However, the maximum hold-in range will always equal the LDBW.

#### **OUTPUT FILTER**

Pin 1 is the output of a negative-going amplitude detector which has a nominal 0 signal output of 7/9 V<sub>S</sub>. When the PLL is locked to the input, an increase in signal level causes the detector output to move negative. When pin 1 reaches 2/3 V<sub>S</sub> the output is activated (see OUTPUT PIN).

Capacitor C1 in conjunction with the nominal 40 k $\Omega$  pin 1 internal resistance forms the output filter. The size of C1 is a tradeoff between slew rate and carrier ripple at the output comparator. Low values of C1 produce the least delay between the input and output for tone burst applications, while larger values of C1 improve noise immunity.

Pin 1 also provides a means for shifting the input threshold higher or lower by connecting an external resistor to supply or ground. However, reducing the threshold using this technique increases sensitivity to pin 1 carrier ripple and also results in more part to part threshold variation.

#### **OUTPUT PIN**

The output at pin 8 is an N-channel FET switch to ground which is activated when the PLL is locked and the input tone is of sufficient amplitude to cause pin 1 to fall below 2/3  $V_s$ . Apart from the obvious current component due to the external pin 8 load resistor, no additional supply current is required to activate the switch. The on resistance of the switch is inversely proportional to supply; thus the 'sat' voltage for a given output current will increase at lower supplies.