

LMC6464QML Quad Micropower, Rail-to-Rail Input and Output CMOS Operational Amplifier

Check for Samples: LMC6464QML

FEATURES

- (Typical Unless Otherwise Noted)
- Low Offset Voltage 500µV
- Ultra Low Supply Current 23 µA/Amplifier
- Operates from 3V to 15V Single Supply
- Rail-to-Rail Output Swing
 - (within 10 mV of Rail, V_S = 5V and R_L = 25 K\Omega)
- Low Input Bias Current 150 fA

APPLICATIONS

- Battery Operated Circuits
- Transducer Interface Circuits
- Portable Communication Devices
- Medical Applications
- Battery Monitoring

DESCRIPTION

The LMC6464 is a micropower version of the popular LMC6484, combining Rail-to-Rail Input and Output Range with very low power consumption.

The LMC6464 provides an input common-mode voltage range that exceeds both rails. The rail-to-rail output swing of the amplifier, guaranteed for loads down to 25 K Ω , assures maximum dynamic signal range. This rail-to-rail performance of the amplifier, combined with its high voltage gain makes it unique among rail-to-rail amplifiers. The LMC6464 is an excellent upgrade for circuits using limited common-mode range amplifiers.

The LMC6464, with guaranteed specifications at 3V and 5V, is especially well-suited for low voltage applications. A quiescent power consumption of 60 μ W per amplifier (at V_S = 3V) can extend the useful life of battery operated systems. The amplifier's 150 fA input current, low offset voltage of 0.25 mV, and 85 dB CMRR maintain accuracy in battery-powered systems.









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

LMC6464QML

SNOSAR8-DECEMBER 2010

www.ti.com

RUMENTS



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

Supply Voltage (V ⁺ – V ⁻)	16V			
Differential Input Voltage	± Supply Voltage			
Voltage at Input/Output Pin			(V ⁺) + 0.3V, (V [−]) − 0.3V	
Current at Input Pin ⁽²⁾			±5 mA	
Current at Output Pin (3) (4)			±30 mA	
Current at Power Supply Pin	40 mA			
Junction Temperature ⁽³⁾ , ⁽⁵⁾			150°C	
Power Dissipation ⁽⁵⁾	LMC6464		6mW	
	0	14LD CDIP (Still Air)	74°C/W	
Thermal Resistance ⁽⁶⁾	θ_{JA}	14LD CDIP (500LF/Min Air flow)	37°C/W	
	θ_{JC}	θ _{JC} 14LD CDIP		
Storage Temperature Range	$-65^{\circ}C ≤ T_A ≤ +150^{\circ}C$			
Lead Temp. (Soldering, 10 sec.)	260°C			
ESD Tolerance (7)	2.0 KV			

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

2) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

(3) Applies to both single supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

(4) Do not short circuit output to V⁺, when V⁺ is greater than 13V or reliability will be adversely affected.

(5) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} - T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower.

(6) All numbers apply for packages soldered directly into a PC board.

(7) Human body model, 1.5 k Ω in series with 100 pF.

Recommended Operating Range ⁽¹⁾

Supply Voltage	$3.0V \le V^+ \le 15.5V$
Operating Temperature Range	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.



www.ti.com

Quality Conformance Inspection

Mil-Std-883, M	Nethod 5005 - G	Group A
----------------	-----------------	---------

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

LMC6464 Electrical Characteristics DC Parameters: 3 Volt

The following conditions apply, unless otherwise specified. $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_0 = V^+/2$ and $R_L > 1M$.

Symbol	Parameter	Conditions	Notes	Min	Мах	Units	Sub- groups
V _{IO}	Input Offset Voltage				0.8	mV	1
					1.7	mV	2
I _{IB}	Input Bias Current		(1)		25	pА	1
			(1)		100	pА	2
I _{IO}	Input Offset Current		(1)		25	pА	1
			(1)		100	pА	2, 3
CMRR	Common Mode Rejection Ratio	n Ratio $0V \le V_{CM} \le 3.0V$		60		dB	1
				57		dB	2, 3
V _{CM}	Input Common Mode Voltage Range	For CMRR ≥ 50 dB		3.0	0.0	V	1
				2.9	0.1	V	2, 3
V _{Op}	Output Swing	$R_L = 25K\Omega$ to V ⁺ /2		2.9	0.10	V	1
				2.8	0.15	V	2, 3
I _{CC}	Supply Current	$V_0 = V^{+}/2$			110	μA	1
					140	μA	2, 3
I _{SC}	Output Short Circuit Current	Sourcing		8.0		mA	1
		$V_{O} = 0V$		6.0		mA	2, 3
		Sinking		23		mA	1
		$V_{O} = 3V$		17		mA	2, 3

(1) Limits are dictated by testing limitations and not device performance.

TEXAS INSTRUMENTS

www.ti.com

SNOSAR8-DECEMBER 2010

LMC6464 Electrical Characteristics DC Parameters: 5 Volt

The following conditions apply, unless otherwise specified. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M$.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{IO}	Input Offset Voltage				0.5	mV	1
					1.4	mV	2, 3
I _{IB}	Input Bias Current		(1)		25	pА	1
			(1)		100	pА	2, 3
I _{IO}	Input Offset Current		(1)		25	pА	1
			(1)		100	pА	2, 3
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 5.0V$		70		dB	1
				67		dB	2, 3
V _{CM}	Input Common-Mode Voltage			5.25	-0.10	V	1
	Range			5.00	0.00	V	2, 3
V _{Op}	Output Swing	$R_L = 100 K\Omega$ to V ⁺ /2		4.99 0	0.01 0	V	1
				4.98 0	0.02 0	V	2, 3
		$R_L = 25K\Omega$ to V ⁺ /2		4.97 5	0.02 0	V	1
				4.96 5	0.03 5	V	2, 3
I _{CC}	Supply Current	$V_{O} = V^{+}/2$			110	μA	1
					140	μA	2, 3
I _{SC}	Output Short Circuit Current	Sourcing		19		mA	1
		$V_{O} = 0V$		15		mA	2, 3
		Sinking		22		mA	1
		$V_{O} = 5V$		17		mA	2, 3

(1) Limits are dictated by testing limitations and not device performance.

LMC6464 Electrical Characteristics DC Parameters: 15 Volt

The following conditions apply, unless otherwise specified. $V^+ = 15V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M$.

Symbol	Parameter	Conditions	Notes	Min	Мах	Units	Sub- groups
V _{IO}	Input Offset Voltage				1.8	mV	1
					2.3	mV	2, 3
I _{IB}	Input Bias Current		(1)		25	pА	1
			(1)		100	pА	2, 3
I _{IO}	Input Offset Current		(1)		25	pА	1
			(1)		100	pА	2, 3
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 15.0V$		70		dB	1
				67		dB	2, 3
V _{CM}	Input Common Mode Voltage	For CMRR ≥ 50dB		15.25	-0.15	V	1
	Range			15.00	0.00	V	2, 3
+PSRR	Positive Power Supply Rejection	5V ≤ V ⁺ ≤ 15V		70		dB	1
	Ratio	V ⁻ = 0V, V _O = 2.5V		67		dB	2, 3
-PSRR	Negative Power Supply Rejection	-15V ≤ V ⁻ ≤ -5V		70		dB	1
	Ratio	$V^+ = 0V, V_0 = -2.5V$		67		dB	2, 3

(1) Limits are dictated by testing limitations and not device performance.



SNOSAR8-DECEMBER 2010

LMC6464 Electrical Characteristics DC Parameters: 15 Volt (continued)

The following conditions apply, unless otherwise specified. $V^+ = 15V, V^- = 0V, V_{CM} = V_0 = V^+/2$ and $R_1 > 1M$.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{Op} Output S	Output Swing	$R_L = 100 K\Omega$ to V ⁺ /2		14.975	0.02 5	V	1
				14.965	0.03 5	V	2, 3
		$R_L = 25K\Omega$ to V ⁺ /2		14.900	0.05 0	V	1
				14.850	0.15 0	V	2, 3
I _{CC} Supply Curre	Supply Current	$V_{O} = V^{+}/2$			120	μA	1
					140	μΑ	2, 3
I _{SC}	Output Short Circuit Current	Sourcing		24		mA	1
		$V_{O} = 0V$		17		mA	2, 3
		Sinking V _O = 12V	(2)	55		mA	1
			(2)	45		mA	2, 3
A _V	Large Signal Voltage Gain	Sourcing	(3)	110		dB	1
		$R_L = 100K\Omega$	(3)	80		dB	2, 3
		Sinking	(3)	100		dB	1
		$R_L = 100K\Omega$	(3)	70		dB	2, 3
		Sourcing	(3)	110		dB	1
		$R_L = 25K\Omega$	(3)	70		dB	2, 3
		Sinking	(3)	95		dB	1
		$R_L = 25K\Omega$	(3)	60		dB	2, 3

(2) Do not short circuit output to V⁺, when V⁺ is greater than 13V or reliability will be adversely affected. (3) $V_{CM} = 7.5V$ and R_L connected to 7.5V. For Sourcing tests, $7.5V \le V_O \le 11.5V$. For Sinking tests, $3.5V \le V_O \le 7.5V$.

LMC6464 Electrical Characteristics AC Parameters: 15 Volt

The following conditions apply, unless otherwise specified. $V^+ = 15V, V^- = 0V, V_{CM} = V_0 = V^+/2$ and $R_L > 1M$. DC:

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
SR	Slew Rate		(1)	15		V/mS	4
			(1)	7.0		V/mS	5, 6
GBW	Gain-Bandwidth			60		KHz	4
				45		KHz	5, 6

(1) Device configured as a Voltage Follower with a 10V input step. For positive slew, V₁ swing is 2.5V to 12.5V, V₀ is measured between 6.0V and 9.0V. For negative slew, V₁ swing is 12.5V to 2.5V, V₀ is measured between 9.0V and 6.0V.

Texas NSTRUMENTS

www.ti.com





 V_{S} = +5V, Single Supply, T_{A} = 25°C unless otherwise specified



0.1 OUTPUT VOLTAGE REFERENCED TO GND (V) Figure 8.

0.001

0.01

6

1

10



LMC6464QML

SNOSAR8-DECEMBER 2010





LMC6464QML

SNOSAR8-DECEMBER 2010





Figure 16.







Figure 20.

www.ti.com



LMC6464QML

SNOSAR8-DECEMBER 2010













「IME(115μs/D Figure 25.



TIME (115 μs/DIV) Figure 22.

Non-Inverting Small Signal Pulse Response







TIME (115μs/DIV) Figure 26.

LMC6464QML

SNOSAR8-DECEMBER 2010





TIME (115μs/DIV) Figure 31.



www.ti.com



APPLICATION INFORMATION

INPUT COMMON-MODE VOLTAGE RANGE

The LMC6464 has a rail-to-rail input common-mode voltage range. Figure 32 shows an input voltage exceeding both supplies with no resulting phase inversion on the output.





The absolute maximum input voltage at $V^+ = 3V$ is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in Figure 33, can cause excessive current to flow in or out of the input pins, possibly affecting reliability. The input current can be externally limited to ± 5 mA, with an input resistor, as shown in Figure 34.







RAIL-TO-RAIL OUTPUT

The approximated output resistance of the LMC6464 is 180 Ω sourcing, and 130 Ω sinking at V_S = 3V, and 110 Ω sourcing and 83 Ω sinking at V_S = 5V. The maximum output swing can be estimated as a function of load using the calculated output resistance.



CAPACITIVE LOAD TOLERANCE

The LMC6464 can typically drive a 200 pF load with $V_S = 5V$ at unity gain without oscillating. The unity gain follower is the most sensitive configuration to capacitive load. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 35. If there is a resistive component of the load in parallel to the capacitive component, the isolation resistor and the resistive load create a voltage divider at the output. This introduces a DC error at the output.







Figure 36. Pulse Response of the LMC6464 Circuit Shown in Figure 35

Figure 36 displays the pulse response of the LMC6464 circuit in Figure 35.

Another circuit, shown in Figure 37, is also used to indirectly drive capacitive loads. This circuit is an improvement to the circuit shown in Figure 35 because it provides DC accuracy as well as AC stability. R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 should be experimentally determined by the system designer for the desired pulse response. Increased capacitive drive is possible by increasing the value of the capacitor in the feedback loop.







STRUMENTS



Figure 38. Pulse Response of LMC6464 Circuit in Figure 37

The pulse response of the circuit shown in Figure 37 is shown in Figure 38.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC6464. Large feedback resistors can react with small values of input capacitance due to transducers, photodiodes, and circuits board parasitics to reduce phase margins.



Figure 39. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in Figure 39), C_F , is first estimated by:

$$\frac{1}{2\pi R_1 C_{\rm IN}} \ge \frac{1}{2\pi R_2 C_{\rm F}} \tag{1}$$

or

 $R_1 C_1 \le R_2 C_F$

(2)

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C_F may be different. The values of C_F should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

OFFSET VOLTAGE ADJUSTMENT

Offset voltage adjustment circuits are illustrated in Figure 40 and Figure 41. Large value resistances and potentiometers are used to reduce power consumption while providing typically ± 2.5 mV of adjustment range, referred to the input, for both configurations with V_S = ± 5 V.







Figure 40. Inverting Configuration, Offset Voltage Adjustment



Figure 41. Non-Inverting Configuration, Offset Voltage Adjustment

SPICE MACROMODEL

A Spice macromodel is available for the LMC6464. This model includes a simulation of:

- Input common-mode voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact the National Semiconductor Customer Response Center to obtain an operational amplifier Spice model library disk.

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low input current of the LMC6464, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6464's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in Figure 42. To have a significant effect, guard rings should be placed in both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 30 times degradation from the LMC6464's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See Typical Connections of Guard Rings for standard op-amp configurations.





Figure 42. Example of Guard Ring in P.C. Board Layout

Typical Connections of Guard Rings



Figure 43. Inverting Amplifier



Figure 44. Non-Inverting Amplifier



Figure 45. Follower

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 46.

Copyright © 2010, Texas Instruments Incorporated



www.ti.com



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 46. Air Wiring

INSTRUMENTATION CIRCUITS

The LMC6464 has the high input impedance, large common-mode range and high CMRR needed for designing instrumentation circuits. Instrumentation circuits designed with the LMC6464 can reject a larger range of common-mode signals than most in-amps. This makes instrumentation circuits designed with the LMC6464 an excellent choice for noisy or industrial environments. Other applications that benefit from these features include analytic medical instruments, magnetic field detectors, gas detectors, and silicon-based transducers.

A small valued potentiometer is used in series with R_G to set the differential gain of the three op-amp instrumentation circuit in Figure 47. This combination is used instead of one large valued potentiometer to increase gain trim accuracy and reduce error due to vibration.



Figure 47. Low Power Three Op-Amp Instrumentation Amplifier

A two op-amp instrumentation amplifier designed for a gain of 100 is shown in Figure 48. Low sensitivity trimming is made for offset voltage, CMRR and gain. Low cost and low power consumption are the main advantages of this two op-amp circuit.

Higher frequency and larger common-mode range applications are best facilitated by a three op-amp instrumentation amplifier.





Figure 48. Low-Power Two-Op-Amp Instrumentation Amplifier

Typical Single-Supply Applications

TRANSDUCER INTERFACE CIRCUITS



Figure 49. Photo Detector Circuit

Photocells can be used in portable light measuring instruments. The LMC6464, which can be operated off a battery, is an excellent choice for this circuit because of its very low input current and offset voltage.

LMC6464 AS A COMPARATOR



Figure 50. Comparator with Hysteresis

Figure 50 shows the application of the LMC6464 as a comparator. The hysteresis is determined by the ratio of the two resistors. The LMC6464 can thus be used as a micropower comparator, in applications where the quiescent current is an important parameter.

HALF-WAVE AND FULL-WAVE RECTIFIERS









Figure 52. Full-Wave Rectifier with Input Current Protection (R_I)

In Figure 51 Figure 52, R₁ limits current into the amplifier since excess current can be caused by the input voltage exceeding the supply voltage.

PRECISION CURRENT SOURCE

Figure 53. Precision Current Source

The output current I_{OUT} is given by:

$$I_{OUT} = \left(\frac{V^+ - V_{IN}}{B}\right)$$

OSCILLATORS



Figure 54. 1 Hz Square-Wave Oscillator

For single supply 5V operation, the output of the circuit will swing from 0V to 5V. The voltage divider set up R_2 , R_3 and R_4 will cause the non-inverting input of the LMC6464 to move from 1.67V ($\frac{1}{3}$ of 5V) to 3.33V ($\frac{2}{3}$ of 5V). This voltage behaves as the threshold voltage.

 R_1 and C_1 determine the time constant of the circuit. The frequency of oscillation, f_{Osc} is

$$\left(\frac{1}{2\Delta t}\right)$$

(4)

where Δt is the time the amplifier input takes to move from 1.67V to 3.33V. The calculations are shown below.

(3)



$$1.67 = 5\left(1 - e^{-\frac{t_1}{\tau}}\right) \tag{5}$$

where $\tau = RC = 0.68$ seconds

 \rightarrow t₁ = 0.27 seconds.

and

$$3.33 = 5\left(1 - e^{-\frac{12}{7}}\right)$$
(6)

 \rightarrow t₂ = 0.75 seconds

Then,

$$f_{OSC} = \left(\frac{1}{2\Delta t}\right)$$

$$= \frac{1}{2(0.75 - 0.27)}$$
(8)

= 1 Hz

LOW FREQUENCY NULL



Figure 55. High Gain Amplifier with Low Frequency Null

Output offset voltage is the error introduced in the output voltage due to the inherent input offset voltage V_{OS}, of an amplifier.

Output Offset Voltage = (Input Offset Voltage) (Gain)

Copyright © 2010, Texas Instruments Incorporated

In the above configuration, the resistors R₅ and R₆ determine the nominal voltage around which the input signal, V_I should be symmetrical. The high frequency component of the input signal V_I will be unaffected while the low frequency component will be nulled since the DC level of the output will be the input offset voltage of the LMC6464 plus the bias voltage. This implies that the output offset voltage due to the top amplifier will be eliminated.

SNOSAR8-DECEMBER 2010

LMC6464QML

(8)



SNOSAR8-DECEMBER 2010

Table 1. Revision History

Released	Revision	Section	Changes
12/08/2010	A	New Release, Corporate format	1 MDS data sheets converted into one Corp. data sheet format. MNLMC6464AM-X Rev 1A1 will be archived.



24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
5962-9560302QCA	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMC6464AMJ-QML 5962-9560302QCA Q	Samples
LMC6464AMJ-QML	ACTIVE	CDIP	J	14	25	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMC6464AMJ-QML 5962-9560302QCA Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated