

# LMC660AM /LMC660AI /LMC660C CMOS Quad Operational Amplifier

### **General Description**

The LMC660 CMOS Quad operational amplifier is ideal for operation from a single supply. It is fully specified for operation from  $\pm5V$  to  $\pm15V$  and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input  $V_{OS}$ , drift, and broadband noise as well as voltage gain into realistic loads (2  $k\Omega$  and  $600\Omega$ ) are all equal to or better than widely accepted bipolar equivalents.

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC662 datasheet for a dual CMOS operational amplifier with these same features.  $\label{eq:local_local_local}$ 

#### **Features**

- Rail-to-rail output swing
- $\blacksquare$  Specified for 2  $k\Omega$  and  $600\Omega$  loads
- High voltage gain

126 dB

■ Low input offset voltage

3 mV max

■ Low offset voltage drift

1.3 μV/°C

■ Ultra low input bias current

40 fA

- Input common-mode includes GND
- Operation guaranteed from +5V to +15V
- I<sub>SS</sub> = 375 µA/amplifier; independent of V<sup>+</sup>
- I<sub>SS</sub> = 375 μA/amplifier; independent of V
   Low distortion 0.01% at 10 kHz

■ Slew rate


1.1 V/µs

- Insensitive to latch-up
- Symmetrical gain when sourcing and sinking current

### **Applications**

- High-impedance buffer
- Precision current-to-voltage converter
- Long-term integrator
- High-impedance preamplifier
- Active filter
- Sample-and-Hold circuit
- Peak detector

### **Connection Diagram**



TL/H/8767-1

### **Ordering Information**

Package	Ten	NSC			
rackage	Military	Industrial	Commercial	Drawing	
14-Pin Cavity DIP	LMC660AMD			D14E	
14-Pin Small Outline		LMC660AIM	LMC660CM	M14A	
14-Pin Molded DIP		LMC660AIN	LMC660CN	N14A	

### **Absolute Maximum Ratings** (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Differential Input Voltage ±Supply Voltage Either Input beyond V + or V - 0.7V

Supply Voltage 16V
Output Short Circuit to GND (Note 1) Continuous

Lead Temperature (Soldering, 10 sec.)

Storage Temp. Range  $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$ 

Junction Temperature (Note 2) ESD tolerance (Note 10) 150°C 500V

## **Operating Conditions**

Supply Voltage Range 4.75V to 15.5V

### **DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_A = T_J = 25^{\circ}C$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$  and  $R_L > 1M$  unless otherwise specified.

			LMC66	MAO	LMC	660AI	LMC660C		]	
Parameter	Conditions	Тур	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Units	
Input Offset Voltage		1	3		3	3.3	6	6.3	mV	
			3.5						max	
Input Offset Voltage Average Drift		1.3							μV/°C	
Input Bias Current	(Note 9)	0.04	20		20	4		2	pА	
			100						max	
Input Offset Current	(Note 9)	0.01	20		20	2		1	pA max	
			100							
Input Resistance		>1							TerraΩ	
Common Mode	0V ≤ V <sub>CM</sub> ≤ 12.0V V <sup>+</sup> = 15V	83	70		70	68	63	62	dB min	
Rejection Ratio			68							
Positive Power Supply	$5V \le V^+ \le 15V$ $V_O = 2.5V$	83	70		70	68	63	62	dB min	
Rejection Ratio			68							
Negative Power Supply	$0V \le V^- \le -10V$	94	84		84	83	74	73	dB	
Rejection Ratio			82						min	
Input Common-Mode	V <sup>+</sup> = 5V & 15V For CMRR ≥ 50 dB	-0.4	-0.1		-0.1	0	-0.1	0	V	
Voltage Range			0						max	
		V <sup>+</sup> - 1.9	V <sup>+</sup> - 2.3		V <sup>+</sup> - 2.3	V <sup>+</sup> - 2.5	V <sup>+</sup> - 2.3	V+ - 2.4	V	
			V + - 2.6						min	
Large Signal	$R_L = 2 k\Omega$ (Note 6)									
Voltage Gain	Sourcing	2000	400		400	440	200	300	V/mV	
			300		_				min	
	Sinking	500	180		180	120	90	80	V/mV	
			70						min	
	$R_L = 600\Omega$ (Note 6)									
	Sourcing	1000	200		200	220	100	150	V/mV	
			150	<u> </u>					min	
	Sinking	250	100		100	60	50	40	V/mV	
			35				a i		min	

DC Electrical Characteristics (Continued) Unless otherwise specified, all limits guaranteed for  $T_A = T_J = 25^{\circ}\text{C}$ . Boldface limits apply at the temperature extremes.  $V^+ = 5V, V^- = 0V, V_{CM} = 1.5V, V_O = V^+/2$  and  $R_L > 1M$  unless otherwise specified.

Parameter	Conditions	Тур	LMC660AM		LMC660AI		LMC660C		
			Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Units
Output Swing	V+ = 5V	4.87	4.82		4.82	4.79	4.78	4.76	V min
	$R_L = 2 k\Omega \text{ to V}^+/2$		4.77						
		0.10	0.15		0.15	0.17	0.19	0.21	v
			0.19						max
	V+ = 5V	4.61	4.41		4.41	4.31	4.27	4.21	v
	$R_L = 600\Omega$ to V+/2		4.24						min
		0.30	0.50		0.50	0.56	0.63	0.69	V
			0.63						max
	V+ = 15V	14.63	14.50		14.50	14.44	14.37	14.32	V
	$R_L = 2 k\Omega \text{ to V}^+/2$		14.40						min
		0.26	0.35		0.35	0.40	0.44	0.48	v
			0.43						max
	V+ = 15V	13.90	13.35		13.35	13.15	12.92	12.76	v
	$R_L = 600\Omega$ to V+/2		13.02						min
		0.79	1.16		1.16	1.32	1.45	1.58	V
			1.42						max
Output Current V+ = 5V	Sourcing, V <sub>O</sub> = 0V	22	16		16	14	13	11	mA
			12						min
	Sinking, V <sub>O</sub> = 5V	21	16		16	14	13	11	mA
			12						min
Output Current V+ = 15V	Sourcing, $V_O = 0V$	40	19		28	25	23	21	mA min
			19						
	Sinking, V <sub>O</sub> = 13V	39	19		28	24	23	20	mA
			19						min
Supply Current	All Four Amplifiers	1.5	2.2		2.2	2.6	2.7	2.9	mA min
	V <sub>O</sub> = 1.5V		2.9						

### **AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_A = T_J = 25^{\circ}C$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$  and  $R_L > 1M$  unless otherwise specified.

		Тур	LMC660AM		LMC660AI		LMC660C		
Parameter	Conditions		Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Units
Slew Rate	(Note 7)	1.1	0.8		0.8	0.6		0.7	V/µs
			0.5						min
Gain-Bandwidth Product		1.4							MHz min
Phase Margin		50							Deg
Gain Margin		17							dB
Amp-to-Amp Isolation	(Note 8)	130							dB
Input Referred Voltage Noise	F = 1 kHz	22							nV/√Hz
Input Referred Current Noise	F = 1 kHz	0.0002							pA/√Hz
Total Harmonic Distortion	$F = 10 \text{ kHz}, A_V = -10$ $R_L = 2 \text{ k}\Omega, V_O = 8 \text{ V}_{PP}$	0.01							%

Note 1: Applies to both single supply and split supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C.

Note 2: The junction-to-ambient thermal resistance of the molded plastic DIP (N) is 75°C/W., the molded plastic SO (M) package is 105°C/W., and the cavity DIP (D) package is 92°C/W. All numbers apply for packages soldered directly into a PC board.

Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 4: These limits are guaranteed and are used in calculating outgoing AQL.

Note 5: These limits are guaranteed, but are not used in calculating outgoing AQL.

Note 6:  $V^+ = 15V$ ,  $V_{CM}^- = 7.5V$  and  $R_L$  connected to 7.5V. For Sourcing tests, 7.5V  $\leq V_O \leq 11.5V$ . For Sinking tests, 2.5V  $\leq V_O \leq 7.5V$ .

Note 7: V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 8: Input referred. V<sup>+</sup> = 15V and R<sub>L</sub> = 10 k $\Omega$  connected to V<sup>+</sup>/2. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 13 V<sub>PP</sub>.

Note 9: The specifications in the Design Limit column reflect the true performance of the part, while those in the Tested Limit column are degraded to allow for the unavoidable inaccuracies involved in cost-effective high-speed automatic testing.

Note 10: Human body model, 1.5 k $\Omega$  in series with 100 pF.

#### Typical Performance Characteristics $V_S = \pm 7.5 V$ , $T_A = 25^{\circ} C$ unless otherwise specified Supply Current vs Supply Voltage Offset Voltage Input Bias Current 100 NPUT BIAS CURRENT (pA) 3.0 SUPPLY CURRENT (mA) 50 ΔV<sub>0S</sub> (μV) T<sub>J</sub> = 125°C 20 T\_= 25°C -50 0.1 T.=-55°C 1.0 -100 -150 0.01 12 -50 0 50 100 25 75 100 125 150 TOTAL SUPPLY VOLTAGE (VDC) TEMPERATURE (°C) TEMPERATURE (°C) **Output Characteristics Output Characteristics** Input Voltage Noise **Current Sinking Current Sourcing** vs Frequency OLTAGE NOISE (nV/VHZ) 200 OUTPUT VOLTAGE REFERENCED TO V- (V) OUTPUT VOLTAGE REFERENCED TO V\* (V) 150 100 0.1 0.1 50 0.01 0 0.01 0.001 0.01 100 0.001 0.01 0.1 100 10 100 10k OUTPUT SINK CURRENT (mA) OUTPUT SOURCE CURRENT (mA) FREQUENCY (Hz) Open-Loop Frequency **Frequency Response CMMR vs Frequency** Response vs Capacitive Load 100 80 90 120 24 80 21 70 100 18 /OLTAGE GAIN (dB) (DEGREES) 80 15 50 CMRR (dB) CAIN (dB) 60 12 30 40 30 20 20 20 0 10 0 -- C<sub>L</sub> = 100 pF, OUTPUT SINKING 1 mA -20 100 10 100 1k 10k 100k 1M 100k FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) **Non-Inverting Large Signal** Stability vs Stability vs Pulse Response Capacitive Load Capacitive Load 100,000 100,000 INPUT VOLTAGE (V) $A_V = +1$ 10,000 10,000 CAPACITIVE LOAD (pF) CAPACITIVE LOAD (pF) 10 1,000 1000 LINSTARI F OUTPUT VOLTAGE (V) 100 100 10% OVERSHOOT 2% OVERSHOOT 10 12 16 20

Note: Avoid resistive loads of less than  $500\Omega$ , as they may cause instability.

TIME (µs)

LOAD CURRENT (mA)

SOURCING

SINKING

LOAD CURRENT (mA)

SOURCING

TL/H/8767-3

SINKING


### **Applications Hint**

#### **Amplifier Topolgy**

The topology chosen for the LMC660 is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via  $\mathrm{C_{f}}$  and Cff) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.

### LMC660 Circuit Topology (Each Amplifier)



TL/H/8767-4

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a  $600\Omega$  load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load  $(600\Omega)$  the gain will be reduced as indicated in the Electrical Characteristics.

#### **Compensating Input Capacitance**

The high input resistance of the LMC660 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier circuit, the frequency of this pole is

$$fp = \frac{1}{2\pi C_S R_P}$$

where  $C_S$  is the total capacitance at the inverting input, including amplifier input capcitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and  $R_P$  is the parallel combination of  $R_F$  and  $R_{IN}$ . This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations.

When the feedback resistors are smaller than a few  $k\Omega$ , the frequency of the feedback pole will be quite high, since  $C_S$ 

is generally less than 10 pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of Cs), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" -3 dB frequency, a feedback capacitor, CF, should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability a feedback capacitor will probably be needed if

$$(\frac{R_F}{R_{IN}} + 1) \le \sqrt{6 \times 2\pi \times 6BW \times R_F \times C_S}$$

where  $\left(\frac{R_F}{R_{IN}}+1\right)$  is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low-frequency noise gain is represented by the formula  $\left(\frac{R_F}{R_{IN}}+1\right)$  regardless of whether the amplifier is

being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \ge 2\sqrt{GBW \times R_F \times C_S}$$

the following value of feedback capacitor is recommended:

$$C_{F} = \frac{C_{S}}{2\left(\frac{R_{F}}{R_{IN}} + 1\right)}$$

lf

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) < 2\sqrt{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}}$$


the feedback capacitor should be:

$$C_{F} = \sqrt{\frac{C_{S}}{GBW \times R_{F}}}$$

Note that these capacitor values are usually significant smaller than those given by the older, more conservative formula:

$$C_F = \frac{C_S R_{IN}}{R_F}$$

#### **General Operational Amplifier Circuit**



TL/H/8767-6

 $C_{\rm S}$  consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket.  $C_{\rm F}$  compensates for the pole caused by  $C_{\rm S}$  and the feedback resistors.

### **Applications Hint (Continued)**

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for  $C_{\rm F}$  may be different from the one estimated using the breadboard. In most cases, the values of  $C_{\rm F}$  should be checked on the actual circuit, starting with the computed value.

#### **Input Overdrive**

Input overdrive protection has been built into the LMC660, so that no latching, "output phase changes", or activation of parasitic junctions occurs when the inputs are taken outside the power supply rails. In addition, this protection inhibits ESD damage whether or not the device is powered up, and even if the power supply pins are floating. The protection consists of  $200\Omega$  series input resistors and diodes connected from each input to each power supply rail.


If the input to the LMC660 is set above the LMC660's input common-mode range, the LMC660's output will go to the positive supply rail. This output will stay at the positive supply rail until the input voltage is dropped back into the input common-mode range.

#### **Capacitive Load Tolerance**

Like many other op amps, the LMC660 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. The addition of a small resistor  $(50\Omega$  to  $100\Omega)$  in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.


Rx, Cx Improve Capacitive Load Tolerance



# Typical Single-Supply Applications (V+ = 5.0 VDC)


Additional single-supply applications ideas can be found in the LM324 datasheet. The LMC660 is pin-for-pin compatible with the LM324 and offers greater bandwidth and input resistance over the LM324. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LMC660 is smaller than that of the LM324.

### Low-Leakage Sample-and-Hold



TL/H/8767-7

### **Instrumentation Amplifier**




 $\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3} \quad \begin{aligned} &\text{if } R1 = R5 \\ &R3 = R6, \\ &\text{and } R4 = R7. \end{aligned}$ 

= 100 for circuit as shown.

All resistors should be at least 1% tolerance. Matching of R1 to R5, R3 to R6, and R4 to R7 affect CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.

## Typical Single-Supply Applications (V+ = 5.0 VDC)

#### Sine-Wave Oscillator




TL/H/8767-9

Oscillator frequency is determined by R1, R2, C1, and C2: fosc =  $1/2\pi$ RC, where R = R1 = R2 and C = C1 = C2.


This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V.

#### 1 Hz Square-Wave Oscillator




TL/H/8767-10


#### **Power Amplifier**



#### 10 Hz Bandpass Filter




10 Hz High-Pass Filter (2 dB Dip)



f<sub>c</sub> = 10 Hz d = 0.895 Gain = 1

TL/H/8767-13

#### 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



f<sub>c</sub> = 1 Hz d = 1.414 Gain = 1.57

TL/H/8767-14

#### High Gain Amplifier with Offset Voltage Reduction

