National Semiconductor

LMC662 **CMOS Dual Operational Amplifier**

General Description

The LMC662 CMOS Dual operational amplifier is ideal for operation from a single supply. It operates from +5V to + 15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input V_{OS} , drift, and broadband noise as well as voltage gain into realistic loads (2 k Ω and 600 Ω) are all equal to or better than widely accepted bipolar equivalents.

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC660 datasheet for a Quad CMOS operational amplifier with these same features.

Features

- Rail-to-rail output swing
- Specified for 2 kΩ and 600Ω loads

Connection Diagram

- High voltage gain
- Low input offset voltage
- Low offset voltage drift

- Ultra low input bias current
- Input common-mode range includes V⁻
- Operating range from +5V to +15V supply
- Iss = 400 μ A/amplifier; independent of V⁺
- Low distortion
- 0.01% at 10 kHz 1.1 V/μs Slew rate
- Available in extended temperature range (-40°C to
- + 125°C); ideal for automotive applications

Available to a Standard Military Drawing specification

Applications

- High-impedance buffer or preamplifier
- Precision current-to-voltage converter
- Long-term integrator
- Sample-and-hold circuit
- Peak detector
- Medical instrumentation

NON-INVERTING INPUT B

- Industrial controls
- Automotive sensors
- 8-Pin DIP/SO OUTPUT A INVERTING INPUT A OUTPUT B NON-INVERTING INVERTING INPUT B INPUT A

126 dB

1.3 μV/°C

3 mV

TL/H/9763-1

Ordering Information

| Package | | NSC | Transport | | | |
|-------------------------------------|---------------|----------|------------|----------|-------|------------------------|
| | Military | Extended | Commercial | Drawing | Media | |
| 8-Pin Ceramic DIP | LMC662AMJ/883 | | | | J08A | Rail |
| 8-Pin Small Outline | | LMC662EM | LMC662AIM | LMC662CM | M08A | Rail, Tape and Reel |
| 8-Pin Molded DIP | | LMC662EN | LMC662AIN | LMC662CN | N08E | Rail |
| 8-Pin Side Brazed Ceramic DIP | LMC662AMD | | | | D08C | Rail |

© 1995 National Semiconductor Corporation TL/H/9763 RRD-B30M75/Printed in U. S. A.

MC662 CMOS Dual Operational Amplifier

2 fA

January 1995

Absolute Maximum Ratings (Note 3)

Supply Voltage ($V^+ - V^-$)

Output Short Circuit to V⁺

Output Short Circuit to V-

Storage Temp. Range

Current at Output Pin

Current at Input Pin

Power Dissipation

Junction Temperature ESD Tolerance (Note 8)

Voltage at Input/Output Pins

Current at Power Supply Pin

Lead Temperature (Soldering, 10 sec.)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Differential Input Voltage ± Supply Voltage

Operating Ratings (Note 3)

| Temperature Range | |
|--|--|
| LMC662AMJ/883, | |
| LMC662AMD | $-55^{\circ}C \le T_{J} \le +125^{\circ}C$ |
| LMC662AI | $-40^{\circ}C \le T_{J} \le +85^{\circ}C$ |
| LMC662C | $0^{\circ}C \le T_{J} \le +70^{\circ}C$ |
| LMC662E | $-40^{\circ}C \le T_J \le +125^{\circ}C$ |
| Supply Voltage Range | 4.75V to 15.5V |
| Power Dissipation | (Note 10) |
| Thermal Resistance ($\theta_{\sf JA}$) (Note 1 | 1) |
| 8-Pin Ceramic DIP | 100°C/W |
| 8-Pin Molded DIP | 101°C/W |
| 8-Pin SO | 165°C/W |
| 8-Pin Side Brazed Ceramic DIP | 100°C/W |
| | |
| | |

DC Electrical Characteristics

unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V and R_L > 1M unless otherwise specified.

16V

(Note 12)

(Note 1)

 \pm 18 mA

 $\pm 5 \text{ mA}$

35 mA

(Note 2) 150°C

1000V

 $-65^{\circ}C$ to $+150^{\circ}C$

(V⁺) +0.3V, (V[−]) −0.3V

260°C

| Devementer | Conditions | Typ (Note 4) | LMC662AMJ/883 LMC662AMD | LMC662AI | LMC662C | LMC662E | Units |
|--|---|----------------------|--|--|--|--|--------------|
| Parameter | | | Limit (Note 4, 9) | Limit (Note 4) | Limit (Note 4) | Limit (Note 4) | |
| Input Offset Voltage | | 1 | 3 3.5 | 3 3.3 | 6 6.3 | 6 6.5 | mV max |
| Input Offset Voltage Average Drift | | 1.3 | | | | | μV/°C |
| Input Bias Current | | 0.002 | 20 100 | 4 | 2 | 60 | pA max |
| Input Offset Current | | 0.001 | 20 100 | 2 | 1 | 60 | pA max |
| Input Resistance | | >1 | | | | | $Tera\Omega$ |
| Common Mode Rejection Ratio | $\begin{array}{l} 0V \leq V_{CM} \leq 12.0V \\ V^+ = 15V \end{array}$ | 83 | 70 68 | 70 68 | 63 62 | 63 60 | dB min |
| Positive Power Supply Rejection Ratio | $\begin{array}{l} 5V \leq V^+ \leq 15V \\ V_O = 2.5V \end{array}$ | 83 | 70 68 | 70 68 | 63 62 | 63 60 | dB min |
| Negative Power Supply Rejection Ratio | $0V \le V^- \le -10V$ | 94 | 84 82 | 84 83 | 74 73 | 74 70 | dB min |
| Input Common-Mode Voltage Range | $V^+ = 5V \& 15V$ For CMRR $\ge 50 dB$ | -0.4 | -0.1 0 | -0.1 0 | -0.1 O | -0.1 O | V max |
| | | V ⁺ - 1.9 | V ⁺ - 2.3 V ⁺ - 2.6 | V ⁺ − 2.3 V ⁺ − 2.5 | V ⁺ − 2.3 V ⁺ − 2.4 | V ⁺ − 2.3 V ⁺ − 2.6 | V min |
| Large Signal Voltage Gain | $R_L = 2 k\Omega$ (Note 5) Sourcing | 2000 | 400 300 | 440 400 | 300 200 | 200 100 | V/mV min |
| | Sinking | 500 | 180 70 | 180 120 | 90 80 | 90 40 | V/mV min |
| | $R_L = 600 \Omega$ (Note 5) Sourcing | 1000 | 200 150 | 220 200 | 150 100 | 100 75 | V/mV min |
| | Sinking | 250 | 100 35 | 100 60 | 50 40 | 50 20 | V/mV min |

| Parameter | Conditions | Typ (Note 4) | LMC662AMJ/883 LMC662AMD | LMC662AI | LMC662C | LMC662E Limit (Note 4) | - Units |
|----------------------------|---|-----------------|----------------------------|-----------------------|-----------------------|------------------------------|-----------|
| | | | Limit (Note 4, 9) | Limit (Note 4) | Limit (Note 4) | | |
| Output Swing | $V^+ = 5V$ $R_L = 2 k\Omega \text{ to } V^+/2$ | 4.87 | 4.82 4.77 | 4.82 4.79 | 4.78 4.76 | 4.78 4.70 | V min |
| | | 0.10 | 0.15 0.19 | 0.15 0.17 | 0.19 0.2 1 | 0.19 0.25 | V max |
| | $V^+ = 5V$ $R_L = 600\Omega$ to $V^+/2$ | 4.61 | 4.41 4.24 | 4.41 4.31 | 4.27 4.2 1 | 4.27 4.10 | V min |
| | | 0.30 | 0.50 0.63 | 0.50 0.56 | 0.63 0.69 | 0.63 0.7 5 | V max |
| | $V^+ = 15V$ R _L = 2 k Ω to V ⁺ /2 | 14.63 | 14.50 14.40 | 14.50 14.44 | 14.37 14.32 | 14.37 14.25 | V min |
| | | 0.26 | 0.35 0.43 | 0.35 0.40 | 0.44 0.48 | 0.44 0.55 | V max |
| | $V^+ = 15V$ $R_L = 600\Omega$ to $V^+/2$ | 13.90 | 13.35 13.02 | 13.35 13.15 | 12.92 12.76 | 12.92 12.60 | V min |
| | | 0.79 | 1.16 1.42 | 1.16 1.32 | 1.45 1.58 | 1.45 1.75 | V max |
| Output Current $V^+ = 5V$ | Sourcing, $V_O = 0V$ | 22 | 16 12 | 16 14 | 13 11 | 13 9 | mA min |
| | Sinking, $V_{O} = 5V$ | 21 | 16 12 | 16 14 | 13 11 | 13 9 | mA min |
| Output Current $V^+ = 15V$ | Sourcing, $V_O = 0V$ | 40 | 19 19 | 28 25 | 23 2 1 | 23 15 | mA min |
| | Sinking, V _O = 13V (Note 12) | 39 | 19 19 | 28 24 | 23 20 | 23 15 | mA min |
| Supply Current | Both Amplifiers $V_{O} = 1.5V$ | 0.75 | 1.3 1.8 | 1.3 1.5 | 1.6 1.8 | 1.6 1.9 | mA max |

AC Electrical Characteristics

unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V and R_L > 1M unless otherwise specified.

| Parameter | Conditions | Typ (Note 4) | LMC662AMJ/883 LMC662AMD | LMC662AI | LMC662C | LMC662E | Units |
|------------------------------|--|-----------------|----------------------------|-------------------|-------------------|-------------------|----------------|
| Farameter | Conditions | | Limit (Note 4, 9) | Limit (Note 4) | Limit (Note 4) | Limit (Note 4) | Units |
| Slew Rate | (Note 6) | 1.1 | 0.8 0.5 | 0.8 0.6 | 0.8 0.7 | 0.8 0.4 | V/µs min |
| Gain-Bandwidth Product | | 1.4 | | | | | MHz |
| Phase Margin | | 50 | | | | | Deg |
| Gain Margin | | 17 | | | | | dB |
| Amp-to-Amp Isolation | (Note 7) | 130 | | | | | dB |
| Input-Referred Voltage Noise | F = 1 kHz | 22 | | | | | nV/\sqrt{Hz} |
| Input-Referred Current Noise | F = 1 kHz | 0.0002 | | | | | pA/\sqrt{Hz} |
| Total Harmonic Distortion | $ \begin{split} F &= 10 \text{ kHz}, \text{ A}_V = -10 \\ \text{R}_L &= 2 \text{ k}\Omega, \text{ V}_O = 8 \text{ V}_{PP} \\ \text{V}^+ &= 15 \text{V} \end{split} $ | 0.01 | | | | | % |

Note 1: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of \pm 30 mA over long term may adversely affect reliability. Note 2: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$.

Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 4: Typical values represent the most likely parametric norm. Limits are guaranteed by testing or correlation.

Note 5: V⁺ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, 7.5V \leq V_O \leq 11.5V. For Sinking tests, 2.5V \leq V_O \leq 7.5V.

Note 6: V⁺ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 7: Input referred. V⁺ = 15V and R_L = 10 k Ω connected to V⁺/2. Each amp excited in turn with 1 kHz to produce V_O = 13 V_{PP}.

Note 8: Human body model, 1.5 k Ω in series with 100 pF.

Note 9: A military RETS electrical test specification is available on request. At the time of printing, the LMC662AMJ/883 RETS spec complied fully with the boldface limits in this column. The LMC662AMJ/883 may also be procured to a Standard Military Drawing specification.

Note 10: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$.

Note 11: All numbers apply for packages soldered directly into a PC board.

Note 12: Do not connect output to V+ when V+ is greater than 13V or reliability may be adversely affected.



Application Hints

AMPLIFIER TOPOLOGY

The topology chosen for the LMC662, shown in *Figure 1*, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and C_{ff}) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.



FIGURE 1. LMC662 Circuit Topology (Each Amplifier) The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600Ω) the gain will be reduced as indicated in the Electrical

COMPENSATING INPUT CAPACITANCE

Characteristics.

The high input resistance of the LMC662 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier Circuit, *Figure 2*, the frequency of this pole is

$$f_{p} = \frac{1}{2\pi C_{S}R_{P}}$$

where $C_{\mbox{S}}$ is the total capacitance at the inverting input, including amplifier input capacitance and any stray capaci-

tance from the IC socket (if one is used), circuit board traces, etc., and R_P is the parallel combination of R_F and R_{IN}. This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations. When the feedback resistors are smaller than a few k Ω , the frequency of the feedback pole will be quite high, since C_S is generally less than 10 pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" -3 dB frequency, a feedback capacitor, C_F, should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability, a feedback capacitor will probably be needed if

$$\begin{split} \left(\frac{R_F}{R_{IN}}+1\right) \leq \sqrt{6\times 2\pi\times GBW\times R_F\times C_S} & \\ \text{where} & \\ \left(\frac{R_F}{R_{IN}}+1\right) \end{split}$$

is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low-frequency noise gain is represented by the formula

$$\left(\frac{R_F}{R_{IN}}+1\right)$$

regardless of whether the amplifier is being used in an inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}}+1\right) \geq 2\sqrt{\mathsf{GBW}\times\mathsf{R}_{\mathsf{F}}\times\mathsf{C}_{\mathsf{S}}} \; ,$$

the following value of feedback capacitor is recommended:

$$C_{F} = \frac{C_{S}}{2\left(\frac{R_{F}}{R_{IN}} + 1\right)}$$

lf

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}}+1\right) < 2\sqrt{\mathsf{GBW}\times\mathsf{R}_{\mathsf{F}}\times\mathsf{C}_{\mathsf{S}}} \; ,$$

the feedback capacitor should be:

$$C_{\mathsf{F}} = \sqrt{\frac{C_{\mathsf{S}}}{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}}}}$$

Note that these capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_{F} = \frac{C_{S} R_{IN}}{R_{F}}$$

Application Hints (Continued)



FIGURE 2. General Operational Amplifier Circuit

 C_S consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistor.

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the value of C_F should be checked on the actual circuit, starting with the computed value.

CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC662 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in *Figure 3a*, the addition of a small resistor (50 Ω to 100 Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance.



FIGURE 3a. Rx, Cx Improve Capacitive Load Tolerance Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (*Figure 3b*). Typically a pull up resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



FIGURE 3b. Compensating for Large Capacitive Loads with a Pull Up Resistor

TL/H/9763-23

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC662, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC662's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC662's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 10¹¹Ω would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figures 5a, 5b, 5c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 5d.





where C_x is the stray capacitance at the + input.













National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.