

SNOSAU5G - MARCH 2007 - REVISED NOVEMBER 2010

## LMP2012QML Dual High Precision, Rail-to-Rail Output Operational Amplifier

Check for Samples: LMP2012QML

## FEATURES

- Total Ionizing Dose 50 krad(Si)
- ELDRS Free 50 krad(Si)
- TCV<sub>IO</sub> Temperture Sensitivity (Typical) 0.015 μV/°C
  - (For  $V_S = 5V$ , Typical unless otherwise noted)
- Low Guaranteed V<sub>IO</sub> over Temperature 60 μV
- Low Noise with no 1/f 35nV/VHz
- High CMRR 90 dB
- High PSRR 90 dB
- High A<sub>VOL</sub> 85 dB
- Wide Gain-Bandwidth Product 3MHz
- High Slew Rate 4V/µs
- Rail-to-Rail Output 30mV
- No External Capacitors Required

## **APPLICATIONS**

- Attitude and Orbital Controls
- Static Earth Sensing
- Sun Sensors
- Inertial Sensors
- Pressure Sensors
- Gyroscopes
- Earth Observation Systems

## **Connection Diagram**

## DESCRIPTION

The LMP2012 offers unprecedented accuracy and stability. This device utilizes patented techniques to measure and continually correct the input offset error voltage. The result is an amplifier which is ultra stable over time and temperature. It has excellent CMRR and PSRR ratings, and does not exhibit the familiar 1/f voltage and current noise increase that plagues traditional amplifiers. The combination of the LMP2012 characteristics makes it a good choice for transducer amplifiers, high gain configurations, ADC buffer amplifiers, DAC I-V conversion, and any other 2.7V-5V application requiring precision and long term stability.

Other useful benefits of the LMP2012 are rail-rail output, low supply current of 930  $\mu$ A, and wide gainbandwidth product of 3 MHz. These extremely versatile features found in the LMP2012 provide high performance and ease of use.

The QMLV version of the LMP2012 has been rated to tolerate a total dose level of 50krad/(Si) radiation by test method 1019 of MIL-STD-883.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



## Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage			5.8V
Differential Input Voltage			±Supply Voltage
Power Dissipation <sup>(2)</sup>			714mW
Maximum Junction Temperature	e (T <sub>Jmax</sub> )		150°C
Common-Mode Input Voltage	$-0.3 \le V_{\rm CM} \le V_{\rm CC} + 0.3 \rm V$		
Current at Input Pin	30 mA		
Current at Output Pin	30 mA		
Current at Power Supply Pin	50 mA		
Operating Temperature Range			-55°C to +125°C
Storage Temperature Range			-55°C to +150°C
CLGA Lead Temperature (solde	ering 10 sec.)		+260°C
Thermal Resistance	$\theta_{JA}$	CLGA (Still Air)	175°C/W
		CLGA (500LF/Min Air Flow)	115°C/W
	θ <sub>JC</sub>	CLGA	12.3°C/W
Package Weight	· · · ·	CLGA	220mg
ESD Tolerance <sup>(3)</sup>			4000V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub> (maximum junction temperature), (2) θ<sub>JA</sub> (package junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. Human body model, 1.5 k $\Omega$  in series with 100 pF.

(3)

## **Quality Conformance Inspection**

## Table 1. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Setting time at	+25
13	Setting time at	+125
14	Setting time at	-55



#### SNOSAU5G - MARCH 2007 - REVISED NOVEMBER 2010

## LMP2012 Electrical Characteristics 2.7V DC Parameters

The following conditions apply, unless otherwise specified. V\* = 2.7V, V^= 0V, V  $_{CM}$  = 1.35V, V\_O = 1.35V and R\_L > 1 M\Omega.

Symbol	Parameter	Conditions	Notes	Typ <sup>(1)</sup>	Min	Мах	Units	Sub- groups
V <sub>IO</sub>				0.8		36		1
	Input Offset Voltage					60	μV	2, 3
				0.5		10		1
	Offset Calibration Time					12	ms	2, 3
TCVIO	Input Offset Voltage (Temperature Sensitivity)			0.015			µV/°C	
I <sub>IB</sub>	Input Bias Current			-3			pА	
I <sub>IO</sub>	Input Offset Current			6			pА	
CMRR	Common Mode Rejection Ratio	$-0.3 \le V_{\rm CM} \le 0.9 \rm V$		130	95		dB	1
		$0 \le V_{CM} \le 0.9V$			90		uБ	2, 3
PSRR	Power Supply Rejection Ratio			120	95		dB	1
					90		uБ	2, 3
A <sub>VOL</sub>	Open Loop Voltage Gain	D 1040		130	95			1
		$R_L = 10 \text{ k}\Omega$			90		dB	2, 3
		$R_L = 2 k\Omega$		124	90		UD	1
					85			2, 3
Vo	Output Swing			2.68	2.64		v	1
		$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{V}$			2.63			2, 3
		$V_{IN}(diff) = \pm 0.5V$		0.033		0.060		1
						0.075		2,3
				2.65	2.615			1
		$R_L = 2 k\Omega$ to 1.35V			2.6		V	2, 3
		$V_{IN}(diff) = \pm 0.5V$		0.061		0.085	v	1
						0.105		2, 3
I <sub>O</sub>	Output Current	Sourcing, $V_0 = 0V$		12	5			1
		$V_{IN}(diff) = \pm 0.5V$			3		mA	2, 3
		Sinking, V <sub>O</sub> = 5V		18	5		III/A	1
		$V_{IN}(diff) = \pm 0.5V$			3			2, 3
I <sub>S</sub>	Supply Current per Chappel			0.919		1.20	m۸	1
	Supply Current per Channel					1.50	mA	2, 3

(1) Typical values represent the most likely parametric norm.

www.ti.com

## LMP2012 Electrical Characteristics 2.7V AC Parameters

The following conditions apply, unless otherwise specified.

 $V^{*}$  = 2.7V, V = 0V,  $V_{CM}$  = 1.35V,  $V_{O}$  = 1.35V, and  $R_{L}$  > 1  $M\Omega.$ 

Symbol	Parameter	Conditions	Notes	Typ <sup>(1)</sup>	Min	Max	Units	Sub- groups
GBW	Gain-Bandwidth Product			3	1	5	MHz	4
SR	Slew Rate			4			V/µs	
θ <sub>m</sub>	Phase Margin			60			Deg	
G <sub>m</sub>	Gain Margin			-14			dB	
e <sub>n</sub>	Input-Referred Voltage Noise			35			nV/√Hz	
e <sub>n</sub> P-P	Input-Referred Voltage Noise	$R_{S} = 100\Omega$ , DC to 10 Hz		850			nV <sub>PP</sub>	
t <sub>rec</sub>	Input Overload Recovery Time			50			ms	

(1) Typical values represent the most likely parametric norm.

# LMP2012 Electrical Characteristics 2.7V DC Parameters – 50 krad(Si) Post Radiation Limits @ +25°C<sup>(1)</sup>

The following conditions apply, unless otherwise specified.

 $V^{*}$  = 2.7V, V = 0V,  $V_{CM}$  = 1.35V,  $V_{O}$  = 1.35V, and  $R_{L}$  > 1 M $\Omega$ 

Symbol	Parameter	Conditions	Notes	Тур	Min	Max	Units	Sub- groups	
I <sub>S</sub>	Supply Current per Channel					1.75	mA	1	

(1) Pre and post irradiation limits are identical to those listed under DC Parameters, except those listed in the Post Radiation Limit tables.

## LMP2012 Electrical Characteristics 2.7V Operating Life Test Delta Parameters $T_A = +25^{\circ}C$

This is worst case drift, deltas are performed at room temperature post operation life. All other parameters, no deltas required.

Symbol Parameter		Conditions	Limit	Units
V <sub>IO</sub>	Input offset voltage	2.7 V	±2	μV



## SNOSAU5G – MARCH 2007 – REVISED NOVEMBER 2010

## LMP2012 Electrical Characteristics 5V DC Parameters

The following conditions apply, unless otherwise specified.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 2.5V$ ,  $V_0 = 2.5V$  and  $R_1 > 1M\Omega$ .

Symbol	Parameter	Conditions	Notes	Typ <sup>(1)</sup>	Min	Max	Units	Sub- groups
V <sub>IO</sub>	Input Offset Voltage			0.12		36		1
						60	μV	2, 3
	Offset Calibration Time			0.5		10		1
						12	ms	2, 3
TCVIO	Input Offset Voltage (Temperature Sensitivity)			0.015			µV/°C	
I <sub>IB</sub>	Input Bias Current			-3			pА	
I <sub>IO</sub>	Input Offset Current			6			pА	
CMRR	Common Mode Rejection Ratio	$-0.3 \le V_{CM} \le 3.2$		130	100		٩D	1
		$0 \le V_{CM} \le 3.2$			90		dB	2, 3
PSRR	Power Supply Rejection Ratio			120	95		٩D	1
					90		dB	2, 3
A <sub>VOL</sub>	Open Loop Voltage Gain	$R_L = 10 \ k\Omega$		130	105			1
					100		dB	2, 3
		$R_L = 2 k\Omega$		132	95		uБ	1
					90			2, 3
Vo	Output Swing	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{V}$		4.978	4.92		- V	1
		$V_{IN}(diff) = \pm 0.5V$			4.91			2, 3
				0.040		0.080		1
						0.095		2, 3
		$R_L = 2 k\Omega$ to 2.5V		4.919	4.875			1
		$V_{IN}(diff) = \pm 0.5V$			4.855		v	2, 3
				0.091		0.125	V	1
						0.150		2, 3
I <sub>O</sub>	Output Current	Sourcing, $V_0 = 0V$		15	8			1
		$V_{IN}(diff) = \pm 0.5V$			6		~^^	2, 3
		Sourcing, $V_0 = 5V$		17	8		mA	1
		$V_{IN}(diff) = \pm 0.5V$			6		1	2, 3
I <sub>S</sub>	Supply Current per Channel			0.930		1.20	0	1
						1.50	mA	2, 3

(1) Typical values represent the most likely parametric norm.

www.ti.com

## LMP2012 Electrical Characteristics 5V AC Parameters

The following conditions apply, unless otherwise specified.  $V^+ = 5V$ , V = 0V,  $V_{CM} = 2.5V$ ,  $V_{Q} = 2.5V$ , and  $R_1 > 1 M\Omega$ .

Symbol	Parameter	Conditions	Notes	Typ <sup>(1)</sup>	Min	Max	Units	Sub- groups
GBW	Gain-Bandwidth Product			3	1	5	MHz	4
SR	Slew Rate			4			V/µs	
θ <sub>m</sub>	Phase Margin			60			Deg	
G <sub>m</sub>	Gain Margin			-15			dB	
en	Input-Referred Voltage Noise			35			nV/√Hz	
e <sub>n</sub> P-P	Input-Referred Voltage Noise	$R_{S} = 100\Omega$ , DC to 10 Hz		850			nV <sub>PP</sub>	
t <sub>rec</sub>	Input Overload Recovery Time			50			ms	

(1) Typical values represent the most likely parametric norm.

# LMP2012 Electrical Characteristics 5V DC Parameters – 50 krad(Si) Post Radiation Limits @ +25°C<sup>(1)</sup>

The following conditions apply, unless otherwise specified.

 $V^{*}$  = 5V, V = 0V,  $V_{CM}$  = 2.5V,  $V_{O}$  = 2.5V, and  $R_{L}$  > 1  $M\Omega$ 

Symbol	Parameter	Conditions	Notes	Тур	Min	Max	Units	Sub- groups	
I <sub>S</sub>	Supply Current per Channel					1.75	mA	1	

(1) Pre and post irradiation limits are identical to those listed under DC Parameters, except those listed in the Post Radiation Limit tables.

## LMP2012 Electrical Characteristics 5V Operating Life Test Delta Parameters $T_A = +25^{\circ}C$

This is worst case drift, deltas are performed at room temperature post operation life. All other parameters, no deltas required.

Symbol Parameter		Conditions	Limit	Units
V <sub>IO</sub>	Input offset voltage	5.0 V	±2	μV



SNOSAU5G - MARCH 2007 - REVISED NOVEMBER 2010

## **APPLICATION INFORMATION**

## THE BENEFITS OF LMP2012 NO 1/f NOISE

Using patented methods, the LMP2012 eliminates the 1/f noise present in other amplifiers. That noise, which increases as frequency decreases, is a major source of measurement error in all DC-coupled measurements. Low-frequency noise appears as a constantly-changing signal in series with any measurement being made. As a result, even when the measurement is made rapidly, this constantly-changing noise signal will corrupt the result. The value of this noise signal can be surprisingly large. For example: If a conventional amplifier has a flat-band noise level of  $10 \text{nV}/\sqrt{\text{Hz}}$  and a noise corner of 10 Hz, the RMS noise at 0.001 Hz is  $1\mu\text{V}/\sqrt{\text{Hz}}$ . This is equivalent to a 0.50  $\mu\text{V}$  peak-to-peak error, in the frequency range 0.001 Hz to 1.0 Hz. In a circuit with a gain of 1000, this produces a 0.50 mV peak-to-peak output error. This number of 0.001 Hz might appear unreasonably low, but when a data acquisition system is operating for 17 minutes, it has been on long enough to include this error. In this same time, the LMP2012 will only have a 0.21 mV output error. This is smaller by 2.4 x. Keep in mind that this 1/f error gets even larger at lower frequencies. At the extreme, many people try to reduce this error by integrating or taking several samples of the same signal. This is also doomed to failure because the 1/f nature of this noise means that taking longer samples just moves the measurement into lower frequencies where the noise level is even higher.

The LMP2012 eliminates this source of error. The noise level is constant with frequency so that reducing the bandwidth reduces the errors caused by noise.

## OVERLOAD RECOVERY

The LMP2012 recovers from input overload much faster than most chopper-stabilized op amps. Recovery from driving the amplifier to 2X the full scale output, only requires about 40 ms. Many chopper-stabilized amplifiers will take from 250 ms to several seconds to recover from this same overload. This is because large capacitors are used to store the unadjusted offset voltage.



Figure 2.

The wide bandwidth of the LMP2012 enhances performance when it is used as an amplifier to drive loads that inject transients back into the output. ADCs (Analog-to-Digital Converters) and multiplexers are examples of this type of load. To simulate this type of load, a pulse generator producing a 1V peak square wave was connected to the output through a 10 pF capacitor. See Figure 2. The typical time for the output to recover to 1% of the applied pulse is 80 ns. To recover to 0.1% requires 860ns. This rapid recovery is due to the wide bandwidth of the output stage and large total GBW.

## NO EXTERNAL CAPACITORS REQUIRED

The LMP2012 does not need external capacitors. This eliminates the problems caused by capacitor leakage and dielectric absorption, which can cause delays of several seconds from turn-on until the amplifier's error has settled.

## MORE BENEFITS

The LMP2012 offers the benefits mentioned above and more. It has a rail-to-rail output and consumes only 950  $\mu$ A of supply current while providing excellent DC and AC electrical performance. In DC performance, the LMP2012 achieves 130 dB of CMRR, 120 dB of PSRR and 130 dB of open loop gain. In AC performance, the LMP2012 provides 3 MHz of gain-bandwidth product and 4 V/µs of slew rate.



www.ti.com

## HOW THE LMP2012 WORKS

The LMP2012 uses new, patented techniques to achieve the high DC accuracy traditionally associated with chopper-stabilized amplifiers without the major drawbacks produced by chopping. The LMP2012 continuously monitors the input offset and corrects this error. The conventional chopping process produces many mixing products, both sums and differences, between the chopping frequency and the incoming signal frequency. This mixing causes large amounts of distortion, particularly when the signal frequency approaches the chopping frequency. Even without an incoming signal, the chopper harmonics mix with each other to produce even more trash. If this sounds unlikely or difficult to understand, look at the plot in Figure 3, of the output of a typical (MAX432) chopper-stabilized op amp. This is the output when there is no incoming signal, just the amplifier in a gain of -10 with the input grounded. The chopper is operating at about 150 Hz; the rest is mixing products. Add an input signal and the noise gets much worse. Compare this plot with Figure 4 of the LMP2012. This data was taken under the exact same conditions. The auto-zero action is visible at about 30 kHz but note the absence of mixing products at other frequencies. As a result, the LMP2012 has very low distortion of 0.02% and very low mixing products.



Figure 3.





## **INPUT CURRENTS**

The LMP2012's input currents are different than standard bipolar or CMOS input currents in that it appears as a current flowing in one input and out the other. Under most operating conditions, these currents are in the picoamp level and will have little or no effect in most circuits. These currents tend to increase slightly when the common-mode voltage is near the minus supply. At high temperatures, the input currents become larger, 0.5 nA typical, and are both positive except when the  $V_{CM}$  is near V<sup>-</sup>. If operation is expected at low common-mode voltages and high temperature, do not add resistance in series with the inputs to balance the impedances. Doing this can cause an increase in offset voltage. A small resistance such as 1 k $\Omega$  can provide some protection against very large transients or overloads, and will not increase the offset significantly.



#### www.ti.com

#### PRECISION STRAIN-GAUGE AMPLIFIER

This Strain-Gauge amplifier (Figure 5) provides high gain (1006 or ~60 dB) with very low offset and drift. Using the resistors' tolerances as shown, the worst case CMRR will be greater than 108 dB. The CMRR is directly related to the resistor mismatch. The rejection of common-mode error, at the output, is independent of the differential gain, which is set by R3. The CMRR is further improved, if the resistor ratio matching is improved, by specifying tighter-tolerance resistors, or by trimming.



Figure 5.

#### Extending Supply Voltages and Output Swing by Using a Composite Amplifier Configuration:

In cases where substantially higher output swing is required with higher supply voltages, arrangements like the ones shown in Figure 6 and Figure 7 could be used. These configurations utilize the excellent DC performance of the LMP2012 while at the same time allow the superior voltage and frequency capabilities of the LM6171 to set the dynamic performance of the overall amplifier. For example, it is possible to achieve  $\pm 12V$  output swing with 300 MHz of overall GBW (A<sub>V</sub> = 100) while keeping the worst case output shift due to V<sub>OS</sub> less than 4 mV. The LMP2012 output voltage is kept at about mid-point of its overall supply voltage, and its input common mode voltage range allows the V- terminal to be grounded in one case (Figure 6, inverting operation) and tied to a small non-critical negative bias in another (Figure 7, non-inverting operation). Higher closed-loop gains are also possible with a corresponding reduction in realizable bandwidth. Table 2 shows some other closed loop gain possibilities along with the measured performance in each case.



Figure 6.

· ····· - · · · · · · · · · · · · · · ·						
AV	R1 Ω	R2 Ω	C2 pF	BW MHz	SR (V/µs)	en p-p (mV <sub>PP</sub> )
50	200	10k	8	3.3	178	37
100	100	10k	10	2.5	174	70
100	1k	100k	0.67	3.1	170	70
500	200	100k	1.75	1.4	96	250
1000	100	100k	2.2	0.98	64	400

Table 2. Composite Amplifier Measured Performance

In terms of the measured output peak-to-peak noise, the following relationship holds between output noise voltage,  $e_n p$ -p, for different closed-loop gain,  $A_V$ , settings, where -3 dB Bandwidth is BW:



Figure 7.

It should be kept in mind that in order to minimize the output noise voltage for a given closed-loop gain setting, one could minimize the overall bandwidth. As can be seen from Equation 1 above, the output noise has a square-root relationship to the Bandwidth.

In the case of the inverting configuration, it is also possible to increase the input impedance of the overall amplifier, by raising the value of R1, without having to increase the feed-back resistor, R2, to impractical values, by utilizing a "Tee" network as feedback. See the LMC6442 data sheet (Application Notes section) for more details on this.



Figure 8.

NSTRUMENTS

**EXAS** 



#### SNOSAU5G - MARCH 2007 - REVISED NOVEMBER 2010

## LMP2012 AS ADC INPUT AMPLIFIER

The LMP2012 is a great choice for an amplifier stage immediately before the input of an ADC (Analog-to-Digital Converter), whether AC or DC coupled. See Figure 8 and Figure 9. This is because of the following important characteristics:

- A) Very low offset voltage and offset voltage drift over time and temperature allow a high closed-loop gain setting without introducing any short-term or long-term errors. For example, when set to a closed-loop gain of 100 as the analog input amplifier for a 12-bit A/D converter, the overall conversion error over full operation temperature and 30 years life of the part (operating at 50°C) would be less than 5 LSBs.
- **B)** Fast large-signal settling time to 0.01% of final value (1.4 μs) allows 12 bit accuracy at 100 KH<sub>z</sub> or more sampling rate.
- C) No flicker (1/f) noise means unsurpassed data accuracy over any measurement period of time, no matter how long. Consider the following op amp performance, based on a typical low-noise, high-performance commercially-available device, for comparison:

Op amp flatband noise =  $8nV/\sqrt{Hz}$ 1/f corner frequency = 100 Hz A<sub>V</sub> = 2000

Measurement time = 100 secBandwidth = 2 Hz

This example will result in about 2.2 mV<sub>PP</sub> (1.9 LSB) of output noise contribution due to the op amp alone, compared to about 594  $\mu$ V<sub>PP</sub> (less than 0.5 LSB) when that op amp is replaced with the LMP2012 which has no 1/f contribution. If the measurement time is increased from 100 seconds to 1 hour, the improvement realized by using the LMP2012 would be a factor of about 4.8 times (2.86 mV<sub>PP</sub> compared to 596  $\mu$ V when LMP2012 is used) mainly because the LMP2012 accuracy is not compromised by increasing the observation time.

D) Rail-to-Rail output swing maximizes the ADC dynamic range in 5-Volt single-supply converter applications. Below are some typical block diagrams showing the LMP2012 used as an ADC amplifier (Figure 8 and Figure 9).



Figure 9.

## **RADIATION ENVIRONMENTS**

Careful consideration should be given to environmental conditions when using a product in a radiation environment.

## TOTAL IONIZING DOSE

Radiation hardness assured (RHA) products are those part numbers with a total ionizing dose (TID) level specified in the Ordering Information table on the front page. Testing and qualification of these products is done on a wafer level according to MIL-STD-883G, Test Method 1019.7, Condition A and the "Extended room temperature anneal test" described in section 3.11 for application environment dose rates less than 0.082 rad(Si)/s. Wafer level TID data are available with lot shipments.

Copyright © 2007-2010, Texas Instruments Incorporated



www.ti.com

## **ELDRS-FREE PRODUCTS**

ELDRS-Free products are tested and qualified on a wafer level basis at a dose rate of 10 mrad(Si)/s per MIL-STD-883G, Test Method 1019.7, Condition D. Wafer level low dose rate test data are available with lot shipments.

## SINGLE EVENT UPSET

A report on single event upset (SEU) is available upon request.

## **Revision History**

Date Released	Revision	Section	Changes
03/19/07	А	Initial Release	Initial Release
10/17/08	В	Electrical Section	Added typical parameters to 2.7V and 5V AC Electrical Sections. Revision A will be Archived.
07/13/09	С	2.7V DC and 5V DC Electrical Section	Added typical parameter $\text{TCV}_{\text{OS}}$ to 2.7V DC and 5V DC Electrical Section. Revision B will be Archived.
12/08/09	D	Features, Ordering Information and Notes	Reference to ELDRS, New ELDRS part number and added ELDRS Note 6. Revision C will be Archived.
06/08/2010	E	General Description, 2.7V DC and 5V DC Electrical Section added New Radiation Section.	Removed first line. Added Delta Table to Electrical's to match what is in the SMD and New Radiation Section. Revision D will be Archived.
11/30/2010	F	AC Electrical 5V parameter table conditions	Correct typo to unless otherwise specified parameters From: V <sup>+</sup> = 2.7V, V <sup>-</sup> = 0V, V <sub>CM</sub> = 1.35V, V <sub>O</sub> = 1.35V, and R <sub>L</sub> > 1 MΩ. To: V <sup>+</sup> = 5V, V <sup>-</sup> = 0V, V <sub>CM</sub> = 2.5V, V <sub>O</sub> = 2.5V, and R <sub>L</sub> > 1 MΩ. Revision E will be Archived.



## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
5962-0620601VZA	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMP2012 WG-QMLV Q 5962-06206 01VZA ACO 01VZA >T	Samples
5962L0620601VZA	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMP2012 WGLQMLV Q 5962L06206 01VZA ACO 01VZA >T	Samples
5962L0620602VZA	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMP2012 WGLLQV Q 5962L06206 02VZA ACO 02VZA >T	Samples
LMP2012WG-QMLV	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMP2012 WG-QMLV Q 5962-06206 01VZA ACO 01VZA >T	Samples
LMP2012WGLLQMLV	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMP2012 WGLLQV Q 5962L06206 02VZA ACO 02VZA >T	Samples
LMP2012WGLQMLV	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LMP2012 WGLQMLV Q 5962L06206 01VZA ACO 01VZA >T	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



## PACKAGE OPTION ADDENDUM

24-Jan-2013

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# NAC0010A



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated