

# LMP92001 Analog System Monitor and Controller

Check for Samples: LMP92001

# **FEATURES**

**16 Analog Voltage Monitoring Channels** 

- 12-bit ADC with programmable input MUX
- No Missing Codes .
- Total Unadjusted Error (TUE) ±0.1%
- Single-Shot or Continuous Conversion Modes
- Programmable window comparator function
- Interrupt signal generation for input out-ofbound condition
  - 12 Programmable Analog Voltage Outputs
- **Twelve 12-bit DACs**
- **Guaranteed Monotonic**
- Settling Time 8.5 µs
- Simultaneous update of all channels to same value
- Asynchronous output control forces rail voltage at output

# **Voltage Reference**

- User-selectable source: External or Internal
- Internal Reference 4.5V ±0.7% **Analog Temperature Sensor**
- Readable via ADC channel 17
- Temperature Error ±2°C • 8-bit GPIO Port
- Each bit individually programmable I<sup>2</sup>C-Compatible Bus
- Supports Standard and Fast Modes
- **Bus TIMEOUT function** •
- Supports Block data transfers

# APPLICATIONS

- **RF PA Bias Monitoring and Control** ٠
- **System Monitoring and Control** •
- **Industrial Monitoring and Control**
- **Test Equipment and Instrumentation**

# DESCRIPTION

The LMP92001 is a complete analog monitoring and control circuit which includes a sixteen channel 12-bit Analog to Digital Converter (ADC), twelve 12-bit Digital to Analog Converters (DACs), an internal reference, an internal temp sensor, an 8-bit GPIO port, and an I<sup>2</sup>C-compatible interface.

The ADC can be used to monitor rail voltages, current sense amplifier outputs or sensors and includes a programmable window comparator function on six of its 16 channels to detect out-of range conditions.

The DACs can be used to control PA bias points, actuators, potentiometers, etc. When required, the outputs can be instantaneously driven to either supply rail using the output switches and the asynchronous DAC control inputs.

Both ADC and DACs can use either the internal 4.5V reference or an external reference independently.

The built-in temperature sensor is treated as the 17th analog sense input. In addition, the 8-bit GPIO port allows for the resources of the microcontroller to be further extended, providing even more flexibility.

The LMP92001 is available in a space saving 54-pin package and is operational over the full - 40°C to 125°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com

# **Block Diagram**





# **Typical Application**





www.ti.com

### Overview

The LMP92001 has a flexible, feature-rich functionality which makes it ideally suited for many analog monitoring and control applications, for example base-station PA subsystems. This device provides the analog interface between a programmable supervisor, such as a microcontroller, and an analog system whose behavior is to be monitored and controlled by the supervisor.

To facilitate analog monitoring functionality, the device contains a single 12-bit ADC fronted by a 17-input multiplexor. The 16 MUX inputs are available to the user via pins IN[16:1]. The last remaining MUX channel is reserved for the internal analog temperature sensor.

The analog control functionality is served by twelve 12-bit voltage output DACs. Besides producing voltage corresponding to the digital input code, the DACs can be forced by the user to either rail instantaneously.

Additional digital monitoring and control can be realized via the General Purpose I/O port GPIO[7:0].

Two more blocks are present for added functionality: a local temperature sensor (already mentioned above) and an internal reference voltage generator.

### 17-CHANNEL ANALOG SENSE WITH 12-BIT ADC

The user can monitor up to 16 external voltages with the 12-bit ADC and its 17-channel input MUX. Typically these voltages will be generated by the analog sensors, instrumentation amplifiers, current sense amplifiers, or simply resistive dividers if high potentials need to be measured. Channel 17 of the input MUX is reserved for the internal temperature sensor, and is not available as an external input to the device.

User can program which MUX channels to enable, and whether to convert these channel inputs in sequence continuously, or in a single-shot mode. Upon completion all conversion results are stored in the internal data registers, and can be read back by the user via the l<sup>2</sup>C-compatible interface.

Analog input channels 1-3 and 9-11 have a built-in digital window comparator function with user programmable thresholds. This function can be used to alert the supervisor microcontroller of an out-of-bound condition. The comparator function result is stored in the internal status register which is user accessible. It can also be used as the interrupt signal generator where the out of bound conditions will be reported via the INT[2:1] output pins.

Sequencing of the analog sense system is governed by the internal controller. Once enabled the MUX, the ADC, the window comparator and the interrupts perform their function without further user intervention.



www.ti.com

#### PROGRAMMABLE ANALOG CONTROL VOLTAGE OUTPUTS

Twelve identical individually programmable 12-bit DAC blocks are available to generate analog voltages, which can be used to control bias conditions of external circuits, position of servos, etc.

In case simultaneous update of all outputs to the same level is needed, a single internal register is provided that effects simultaneous update of all DAC data registers.

A DAC, by definition, produces an output in the range of GND to DREF. In some systems, however, it may be desirable for the OUT pins to produce either GND or VDD, i.e., beyond DREF. This is made possible via the asynchronous DAC control inputs C[4:1]. When activated, these inputs will force the OUT pins to either rail. The choice of rail is made in the internal control register.

#### INTERNAL ANALOG TEMPERATURE SENSOR

An on-board analog temperature sensor is available to monitor the device's own temperature. Once enabled, the analog temperature sensor output is sampled via the MUX channel 17, and its conversion result is stored in the internal register for user read back.

#### INTERNAL VOLTAGE REFERENCE SOURCE

Another resource available to the user is the internal, temperature-compensated reference voltage source. By default both ADC and DACs expect reference potentials to be supplied externally. The user can choose to enable the internal reference and use it with the ADC and/or the DACs.

The internal reference source cannot drive an external load.

#### 8-BIT GENERAL PURPOSE I/O

The GPIO port can be used to expand the microcontroller capabilities. This port is memory mapped to the internal register, which in turn is accessible via the I<sup>2</sup>C-compatible interface. Since each bit is individually programmable as an Input or Output, the port is ideally suited for external switch control and status flag monitoring, without further burdening of microcontroller I/O resources.

# I<sup>2</sup>C-COMPATIBLE INTERFACE

The microcontroller supervisor communicates with LMP92001 via a popular I<sup>2</sup>C-compatible 2–wire interface. This interface provides the user full access to all Data, Status and Control registers of the device.

There are 2 address setting pins, AS[1:0], that allow the device to occupy any one of 9 possible Interface Addresses on the bus.

Block Access commands are provided to minimize the transfer overhead of larger data sets.

# **Connection Diagram**



Figure 1. Top View





www.ti.com



# **Pin Functions**

www.ti.com

Name	Pin	ESD Structures	Function
VDD	14, 50	ESD Clamp	Supply rail
GND	4, 13, 41, 45		Device Ground
IN1	5		
IN2	6		
IN3	7		
IN4	8		
IN5	9		
IN6	10	-	
IN7	11	$\downarrow$	
IN8	12	<b>†</b>	Analog Voltage Sense Inputs
IN9	40	LJ•	Analog voltage Sense inputs
IN10	39		
IN11	38	Ļ	
IN12	37		
IN13	36		
IN14	35		
IN15	34		
IN16	33		

SNAS507B - FEBRUARY 2011 - REVISED APRIL 2012



**Pin Descriptions (continued)** 

Name	Pin	ESD Structures	Function
OUT1	52		
OUT2	53		
OUT3	54		
OUT4	1		
OUT5	2		
OUT6	3	Т	
OUT7	48	*	
OUT8	47		Analog Control Voltage Outputs
OUT9	46	— <u> </u>	
OUT10	44		
OUT11	43		
OUT12	42		
SCL	23		I <sup>2</sup> C-compatible clock input
SDA	24		Bidirectional I <sup>2</sup> C-compatible data line
AS[0:1]	31:32		I <sup>2</sup> C-compatible Interface Address selection inputs.
C[1:4]	27:30	——————————————————————————————————————	Asynchronous DAC output control digital inputs
GPIO[0:7]	15:22		Digital I/O. CMOS Input or Open-Drain Output
INT[1:2]	25:26	ŤŤ, Ž, ž	Interrupt outputs. Open-Drain, active LOW

Submit Documentation Feedback



www.ti.com

# STRUMENTS

# LMP92001

www.ti.com

ÈXAS

#### SNAS507B - FEBRUARY 2011 - REVISED APRIL 2012

# Pin Descriptions (continued)

Name	Pin	ESD Structures	Function
AREF	49		ADC reference
DREF	51		DAC reference

# LMP92001

#### SNAS507B-FEBRUARY 2011-REVISED APRIL 2012

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1) (2)

VDD Relative to GND	-0.3V to 6.0V
Voltage between any 2 pins <sup>(3)</sup>	6.0V
Current in or out of any pin <sup>(3)</sup>	5mA
Current through VDD or GND	78 mA, T <sub>A</sub> = 125°C 120 mA, T <sub>A</sub> = 105°C
Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
ESD Susceptibility <sup>(4)</sup> Human Body Model Machine Model Charged Device Model	2500V 250V 1250V
For Soldering specifications: See product folder at www.national.com and www.national.com/ms/MS-SOLDERING.pdf.	

(1) Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.
- (3) When the input voltage (VIN) at any pin exceeds power supplies (VIN < GND or VIN > VDD), the current at that pin must not exceed 5mA, and the voltage (VIN) at that pin relative to any other pin must not exceed 6.0V. See Pin Descriptions for additional details of input circuitry.
- (4) The Human Body Model (HBM) is a 100 pF capacitor charged to the specified voltage then discharged through a 15 kΩ resistor into each pin. The Machine Model (MM) is a 200 pF capacitor charged to specified voltage then discharged directly into each pin. The Charged Device Model (CDM) is a specified circuit characterizing an ESD event that occurs when a device acquires charge through some triboelectric (frictional) or electrostatic induction process and then abruptly touches a grounded object or surface.

# Operating Conditions <sup>(1) (2)</sup>

Operating Ambient Temperature	−40°C to 125°C
VDD Voltage Range	4.5V to 5.5V
DAC Output Load C	0pF to 1500pF
θ <sub>JA</sub>	24°C/W
θ <sub>JC</sub>	2°C/W

 Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.



# **Electrical Characteristics**

Unless otherwise noted, these specifications apply for VDD=4.75V to 5.5V, AREF=DREF=VDD,  $T_A=25^{\circ}C$ . **Boldface** limits are over the temperature range of  $-40^{\circ}C \le T_A \le 125^{\circ}C$  unless otherwise noted. DAC input code range 48 to 4047. DAC output  $C_L = 200 \text{ pF}$  unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
		DAC CHARACTERISTICS					
	Resolution		12		12	Bits	
	Monotonicity		12			Bits	
DNL	Differential Non-Linearity	R <sub>L</sub> = 100k	-0.6		0.6		
INL	Integral Non-Linearity	R <sub>L</sub> = 100k	-8		8	LSB	
ZE	Zero Error	R <sub>L</sub> = 100k			15	mV	
ZEDRIFT	Zero Error Temperature Drift	R <sub>L</sub> = 100k		2.0		μV/°C	
FSE	Full-Scale Error	R <sub>L</sub> = 100k	0		-0.75	0/ ES	
GE	Gain Error	R <sub>L</sub> = 100k	0		-1	%FS	
GEDRIFT	Gain Error Temperature Drift	R <sub>L</sub> = 100k		11.0		ppm/°	
700	Zana Carda Outaut	I <sub>OUT</sub> = 200 μA		7			
ZCO	Zero Code Output	I <sub>OUT</sub> = 1mA		31		mV	
FSO	Full Scale Output at code 4095	$VDD = DREF = 5V, I_{OUT} = 1mA$	4.988	4.995	VDD	V	
I <sub>OS</sub>	Output Short Circuit Current (Source) <sup>(1)</sup>	VDD = 5V, OUT = 0V, Input Code = FFFh CDAC.OFF=0 C[4:1]=HIGH		-60			
I <sub>OS</sub>	Output Short Circuit Current (Sink) <sup>(1)</sup>	VDD = 5V, OUT = DREF, Input Code = 000h CDAC.OFF=0 C[4:1]=HIGH		70		mA	
	Continuous Output Current per Channel (to prevent damage)	T <sub>A</sub> = 105° C			10	1	
Ι <sub>Ο</sub>		T <sub>A</sub> = 125° C			6.5	<u> </u>	
CL	Load Capacitance	$R_L = 2k \text{ or } \infty$		1500		pF	
	DC Output Impedance			8		Ω	
	OUT[1:12] Output Voltage when Asynchronous Output Control is	R <sub>L</sub> = 100k, C[1:4] = GND, CDAC.OLVL = 1	4.992	VDD		V	
	activated	C[1:4] = GND, CDAC.OLVL = 0		GND	0.6	mV	
		ADC CHARACTERISTICS				4	
	Resolution with No Missing		11				
	Codes	-40°C ≤ T <sub>A</sub> ≤ 105°C	12			Bits	
TUE	Total Unadjusted Error		-0.1		0.1	%	
		-40°C ≤ T <sub>A</sub> ≤ 105°C	-0.99		1		
DNL	Differential Non-Linearity		-1.2		1	1	
INL	Integral Non-Linearity			±0.6		LSB	
OE	Offset Error		-2.3		2.3	1	
OEDRIFT	Offset Error Temperature Drift			0.005		LSB/°	
OEMTCH	Offset Error Match		-1.5		1.5		
GE	Gain Error		-2		2	LSB	
GEDRIFT	Gain Error Temperature Drift			-0.002		LSB/°	
GEMTCH	Gain Error Match		-1.5		1.5	LSB	
SNR	Signal-to-Noise Ratio			72		dB	
PSRR	Power Supply Rejection Ratio	Offset Error change with VDD		77		dB	
		Gain Error change with VDD		73			
V <sub>IN</sub>	FS Input Range				AREF	ļ	
I <sub>INA</sub>	Input Current	In Hold or inactive			±1	μA	

(1) Indicates the typical internal short circuit current limit. Sustained operation at this level will lead to device damage.



# **Electrical Characteristics (continued)**

Unless otherwise noted, these specifications apply for VDD=4.75V to 5.5V, AREF=DREF=VDD,  $T_A=25^{\circ}C$ . **Boldface** limits are over the temperature range of  $-40^{\circ}C \le T_A \le 125^{\circ}C$  unless otherwise noted. DAC input code range 48 to 4047. DAC output  $C_L = 200 \text{ pF}$  unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CINA	Input Capacitance	In Track		33		pF
OINA		In Hold or inactive		3		pF
		REFERENCE CHARACTERISTICS	S			
	AREF Reference Input Range	CREF.AEXT = 1	2.7		VDD	V
	DREF Reference Input Range		2.5		VDD	V
	DREF Reference Input Resistance	CREF.DEXT = 1		10		kΩ
	DREF Input Current	DREF = 5V, CREF.DEXT = 1			660	μΑ
	AREF Peak Current	AREF = 5V CREF.DEXT = 1		2.3		mA
	AREF and DREF Reference Current in Powerdown				1	μA
	Internally Generated Reference Voltage		4.47	4.5	4.53	V
	AREF, DREF Output Impedance when Internal Reference Active	CREF.AEXT = 0 CREF.DEXT = 0		5		Ω
		TEMPERATURE SENSOR				
	Sensor Gain			-13.45		mV/°C
		−25°C to +85°C	-2		2	°C
	Temperature Error	-45°C to +125°C	-2.5		2.5	U
	DIGIT	AL INPUT CHARACTERISTICS (AS	S1:AS0)			
V <sub>IH</sub>	Input HIGH Voltage		0.90x VDD			V
V <sub>IM</sub>	Input MID Voltage		0.43 x VDD		0.57 x VDD	
V <sub>IL</sub>	Input LOW Voltage				0.1 x VDD	V
I <sub>IND</sub>	Digital Input Current			±0.005	±1	μA
C <sub>IND</sub>	Input Capacitance			4		pF
	DIGITAL IN	PUT CHARACTERISTICS (GPIO0:0	SPIO7, C1:C4)			
V <sub>IH</sub>	Input HIGH Voltage		0.7 x VDD			V
V <sub>IL</sub>	Input LOW Voltage				0.3 x VDD	V
	Hysteresis			0.47		V
I <sub>IND</sub>	Digital Input Current			±0.005	±1	μA
C <sub>IND</sub>	Input Capacitance			4		pF
	DIGITAI	INPUT CHARACTERISTICS (SDA	and SCL)			
V <sub>IH</sub>	Input HIGH Voltage		2.2			V
VIL	Input LOW Voltage				1	V
	Hysteresis			0.27		V
	Digital Input Current			±0.005	±1	μA
I <sub>IND</sub>				4		pF
I <sub>IND</sub> C <sub>IND</sub>	Input Capacitance					
		OUTPUT CHARACTERISTICS (INT	and GPIO)	·		
		OUTPUT CHARACTERISTICS (INT I <sub>OUT</sub> = 200 μΑ	and GPIO)	0.005	0.4	V
C <sub>IND</sub>	DIGITAL	,	and GPIO)	0.005 0.16	0.4 0.4	V V
C <sub>IND</sub>	DIGITAL Output LOW Voltage	I <sub>OUT</sub> = 200 μA				
C <sub>IND</sub>	DIGITAL Output LOW Voltage	I <sub>OUT</sub> = 200 μA I <sub>OUT</sub> = 4 mA				



www.ti.com

# **Electrical Characteristics (continued)**

Unless otherwise noted, these specifications apply for VDD=4.75V to 5.5V, AREF=DREF=VDD,  $T_A=25^{\circ}$ C. **Boldface** limits are over the temperature range of  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C unless otherwise noted. DAC input code range 48 to 4047. DAC output C<sub>L</sub> = 200 pF unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>OL</sub>	Output Leakage when HIGH	Current from the supply rail through the pullup resistor into the drain of the open-drain output device			±1	μA
C <sub>OUT</sub>	Output Capacitance	Force 0V or VDD		4		pF
		POWER SUPPLY CHARACTERISTICS				
$V_{DD}$	Supply Voltage Range		4.75	5	5.5	V
I <sub>DD</sub>	Supply Current, converting, all blocks active	OUT[1:12] pins $R_L = \infty$		4	6.5	mA
PWR	Power Consumption, converting, all blocks active	OUT[1:12] pins $R_L = \infty$		25	36	mW
		$-40^{\circ}C \le T_A \le 105^{\circ}C$	1.9		2.4	
V <sub>POR</sub>	Power-On Reset <sup>(2)</sup>		1.85		2.45	V
	-	AC ELECTRICAL CHARACTERISTICS				
t <sub>TRACK</sub>	ADC Track Time	Interval during which internal HOLD capacitor is connected to input signal		4.7	5.3	μs
t <sub>HOLD</sub>	ADC Hold Time	Interval during which sampled signal is converted to digital output code		3.3	3.8	μs
t <sub>s</sub>	DAC Settling Time <sup>(3)</sup>	400h to C00h code change, $R_L$ = 2k $C_L$ = 200 pF		6	8.5	μs
	+	I <sup>2</sup> C TIMING CHARACTERISTICS				
	I <sup>2</sup> C Clock Frequency		10		400	kHz
t <sub>LOW</sub>	Clock Low Time		1.3			μs
t <sub>HIGH</sub>	Clock High Time		0.6			μs
t <sub>HD;STA</sub>	Hold Time Repeated START condition	After this period, the first clock pulse is generated	0.6			μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition		0.6			μs
t <sub>HD;DAT</sub>	Data hold time <sup>(4) (5)</sup>		0		900	ns
t <sub>SU;DAT</sub>	Data setup time		100			ns
t <sub>f</sub>	SDA fall time	$I_L \le 3$ mA and $C_L \le 400$ pF			250	ns
t <sub>su;sтo</sub>	Set-up time for STOP condition		0.6			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition		1.3			μs
Cb	SDA capacitive load				400	pF
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter				50	ns
t <sub>OUT</sub>	SCL and SDA Timeout		25		35	ms

(2) During the power up the supply rail must ramp up beyond V<sub>POR</sub> MIN for the device to acquire default state. After the supply rail has reached the nominal level, the rail can drop as low as V<sub>POR</sub> MAX for the current state to be maintained.

(3) Device Specification is guaranteed by characterization and is not tested in production.

(4) Data hold time is measured from the falling edge of SCL, applies to data transmission and the acknowledge.

(5) Device internally provides a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.



# I<sup>2</sup>C Interface Timing Diagram





SNAS507B - FEBRUARY 2011 - REVISED APRIL 2012

# **Typical Performance Characteristics** ADC: DNL VDD = 5V, AREF = 4.5V, $T_A = 25^{\circ}C$ CREF.AEXT = 1, Single Channel Continuous Mode 2 1 DNL (Isb) 0 -1 -2 0 1024 2048 3072 CODE DAC: DNL VDD = 5V, DREF = 4.5V, T<sub>A</sub> = $25^{\circ}C$ $CREF.DEXT = 1, RL = 100k\Omega$ 1.0 0.5 DNL (Isb) 0.0 -0.5 -1.0 0 4048 CODE SPAN 48:4048 ADC: DNL vs. Temperature VDD = 5V, AREF = 4.5V, CREF.AEXT = 1 2 Minimum DNL Maximum DNL 1 DNL (Isb) 0 -1 -2 -25 0 25 50 75 100 125 -50 TEMPERATURE (℃)



# LMP92001

SNAS507B - FEBRUARY 2011 - REVISED APRIL 2012



www.ti.com





# **Register Set**

**RESERVED** registers in the map in **REGISTER MAP** should not be accessed for either read or write operations as this may lead to unpredictable behavior of the device.

If writing to a RESERVED bit, user must write only 0, unless otherwise stated.

#### **REGISTER MAP**

Addr.	Name	Function	R/W	Lock
	TEST	RESERVED Function	RW	
		RESERVED		
	ID VER	Company ID Register Version Register	R	
		Version Register STATUS	R	
0x10 0x11 0x13	SGEN SGFI SHII SLOL	Status: General Status: GPIO Status: over HiGH limit Status: under LOW limit Status: under LOW limit		
8812	SHU	Status: over HIGH limit	B	
	CGEN CGPO CINH CINH CINH CAD1 CAD1 CAD3 CAD3 CAD3	General CONTROL GPIO mode NT LOW enable NT LOW enable		
8×16	CGPO	GPIO mode INT HIGH enable	₩ ₩	V
<u> </u>	CINL	INT LOW enable	BXX	¥.
	EAB2	Analog ch enable		¥.
8x18	CAD3 CIRIG	Lemp Sens, ch enable Single conversion trigger		¥
0x20		INT LOW enable Analog ch enable Analog ch enable Lemp: Sens. ch enable Single conversion frigger Ch1 conversion Rate	R	•
8221	ABC2	Ch2 conversion Data	R	
		Chi conversion Data	Ř	
0x24	ABES	Ch5 conversion Data	<b>B</b>	
<u> X25</u>	ABCZ	Chy conversion Data	B	
UX28	ABC9	Ch9 conversion Data		
0x29 0x24	ABC10	Ch10 conversion Data		
<u> </u>	ARE12	Ch12 conversion Data	B	
<u> XX2D</u>		Ch14 conversion Data		
0x2E	ABE18	Ch15 conversion Data	Ř	
0x30		Temp. Sensor Data	R	
<u>0x40</u>			BW	¥
0x42	EH3		– RXX	¥
0x43 0x44	LIH9 11H10	ADC Chy High limit	<del>R</del> W	¥.
8245	<u> </u>	ADC Ch11 HIGH limit	BW	¥
8247	FIF2	ABC Ch2 F8W limit	BŴ	¥ –
<u>8x48</u>		ADC Ch3 LOW limit	<u> </u>	Ť.
Ox40 Ox47 Ox42 Ox42 Ox42 Ox44 Ox46 Ox46 Ox46 Ox46 Ox46 Ox46 Ox46	<u> </u>			¥
0x66	CREF	Internal REFERENCE CONTROL	RW	•
		Single conversion faile Ch1 conversion faile Ch2 conversion fail		
0x80 0x81	BAC2	DAC Ch2 Inbut Data		
8x82	BAE3	DAC Ch3 Inbût Data	₩	
<u> XXXX</u>	<b>BAZZ</b>	RAC Cho Induit Data	BŴ	
8 <u>x8</u>	Bác?	BAC Chy Input Bata	₿₩	
8x86	BACS	DAC Chy Input Data	₩	
<u>0\$88</u>	RACIO	BAC Ch10 Input Pata	BŴ	
	PAC1 PAC2 PAC24 PAC24 PAC26 PAC26 PAC26 PAC26 PAC210 PAC210 PAC212	DAC Ch1 Input Data DAC Ch2 Input Data DAC Ch2 Input Data DAC Ch3 Input Data DAC Ch3 Input Data DAC Ch5 Input Data DAC Ch5 Input Data DAC Ch9 Input Data DAC Ch9 Input Data DAC Ch11 Input Data DAC Ch12 Input Data	RŴ	
		RESERVED		
8×85	DALL		W	
	BLK0	DAC1-12 access	RW	
0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xF6		DAC1-12 ACCESS DAC7-12 ACCESS ADC1-12 ACCESS ADC9-17 ACCESS ADC9-17 ACCESS HX_LLX ACCESS HX_LLX ACCESS LLX ACCESS	RW	
XXE3	BER3	ADC9-17 access		
UXE5	BERS	LITA, LILA duuess LILA access	₿₩	
		RESERVED		
0xFF	1			

#### **TEST AND INFO REGISTERS**

The registers in section 15.2 do not affect the operation of the device. They are provided for user convenience and product identification.

# Test Register: TEST[7:0], default = 0x00

This register can be used for verification of the  $I^2C$ -compatible bus integrity. Its contents are ignored by the device.

# Company ID Register: ID[7:0], default = 0x01

Product identification register, factory set.

SNAS507B-FEBRUARY 2011-REVISED APRIL 2012

### Device Version Register: VER[7:0], default = 0x10

Product identification register, factory set.

# **STATUS REGISTERS**

### General Status Register: SGEN[7:0], default = 0x40

Bx	Name	
1	BUSY.	1 - while ADC is converting
_6_	RBAN	0 - when power up completed
5:3		RESERVED
2	HV	1 - it any bit in SHL is set
1	LV.	1 - it any bit in SHOL is set
0	GPI	1 - if any bit in SGPLis set

#### GPIO Status Register: SGPI[7:0], default = 0x\*\*

Bx	Name GP/6 GP5 GP5 GP5 GP53	Function
1	GPIZ	Indicates logic level at pin GPI07
6	GPI6	Indicatés lodic lévél at bin GPIQ6
5	GEIS	Indicatés Iodic lévél at bin GPIO5 Indicatés Iodic lévél at bin GPIO4 Indicatés Iodic lévél at bin GPIO4
4	GEI4	Indicates lodic level at pin GPIQ4
3	GEI3	Indicatés lógic lévél at bin GPIO3
2	9812	indicates lodic level at bin GRIQ2
1	GPI2 GPI1 GPI0	Indicates Indic level at bin GPIO2 Indicates logic level at bin GPIO1 Indicates logic level at bin GPIO1
0	GPIU	Indicatés lógic lévél at bin GP100

### High-Limit Status Register: SHIL[7:0], default = 0x00

Bx	Name	Function
7:6	114	
2	—H11	
4	<u>_</u> V	
7	H3	↑ - it ADC9 > 1 H9
1	H2	
0	H1	1 - if ADC1 > LIH1

### Low-Limit Status Register: SLOL[7:0], default = 0x00

E	X	Name	Function
1	:6		RESERVED
	2	L11	1 - 1 ADC11 < LIH11 1 - it ADC10 < LIH10
4	1	L.1.0	$1 - \text{it ADC10} \le \text{LIH10}$
	3	Lg	1 - it ADC9 \$1 [19]
	2	L3	<u>1 - ⋢ARC3 ≶ H⊟3</u>
		L2	
	)	L1	$1 - if ADC1 \leq LIH1$

#### **CONTROL REGISTERS**

#### General Configuration Register: CGEN[7:0], default = 0x00

Bx	Name	L - RESETS all registers and self to POR value
	RST	1 - RESELS all registers and self to POR value
6:3	-	RESERVED
2	TOD	1 - disable I <sup>2</sup> C-compatible TIMEOUT. See I <sup>2</sup> C-Compatible Bus Reset
1	LCK	1 - to lock registers' Lockable registers are shown in the Register Map in REGISTER MAP. Once locked their contents will not be affected by the subsequent I <sup>2</sup> C-compatible bus
0	STRT	1 - to start continuous conversion of all enabled ADC channels. The CGEN.LCK bit must be set for the conversion sequence to begin 0 - disable conversion sequence to begin 0.

#### DAC Configuration Register: CDAC[7:0], default 0x03

Bx	Name	
7:3	-	RESERVED.
2	GANG	Controls the association of analog output channels OUTx with asynchronous control inputs
1	OLVL	1 - Cy=0 will force associated OULx outputs to VDD 0 - Cy=0 will force associated OULx outputs to GND
0	OFF	1 - forces all OUT[1:12] outputs to HIGH impedance state

#### GPIO Output Control Register: CGPO[7:0], default = 0xFF

Bx	Name GPO7 GPO6	Function
1	GPO7	1 - Internal pulldown at pin GPIO7 is off
6	GPO6	1 - Internal buildown at bin GPIO6 is off
5	GPO5 GPO4 GPO3	1 - Internal buildown at bin GPIO5 is ôft 1 - Internal buildown at bin GPIO4 is ôft
4	GPO4	1 - Internal buildown at bin GPIO4 is off
3	GPO3	
2	<u>GPQ2</u>	1 - Internal buildown at bin GPIO2 is off
1	GPO1	1 - Internal buildown at bin GPIO1 is off 1 - Internal buildown at bin GPIO1 is off
0	GPO2 GPO1 GPO0	1 - Intérnal pulldown at pin GPIOO is off

# INT1, INT2 High-Limit Control Register: CINH[7:0], default = 0x00

Bx	Name	Function	
1	-	RESERVED	
6		RESERVED 1 - Enable High limit interrupt for Ch 11	
5	EH11	1 - Enable High limit interrupt for Ch 11	
4	EH10	1 - Enable Fildh limit interrupt for C.h. 10	
3	EH9	1 - Enable High limit interrubt for Ch 9	
2	EH3	1 - Enable High limit interrubt for Ch 9 1 - Enable High limit interrubt for Ch 3	
1	EH2	1 - Enable High limit interrubt for Ch 2	
0	EH1	1 - Enable High limit interrubt for Ch 9 1 - Enable High limit interrubt for Ch 3 1 - Enable High limit interrubt for Ch 2 1 - Enable High limit interrubt for Ch 1	



#### SNAS507B-FEBRUARY 2011-REVISED APRIL 2012

#### INT1, INT2 Low-Limit Control Register: CINL[7:0], default = 0x00

Bx	Name	Function
[	-	RESERVED
6		RESERVED
5	EL11	1 - Enable Low limit interrupt for Ch 11
4		1 - Enable Low limit interrupt for Ch 10
3	EL9	1 - Enable Low limit interrupt for Cn 9
2	EL3	1 - Enable Low limit interrupt for Ch 3
1	EL2	1 - Enable Low limit interrupt for Ch 2
0	EL1	1 - Enable Low limit interrubt for Ch 1

#### ADC Conversion Enable Register 1: CAD1[7:0], default = 0x00

Bx	Name	Function
7	EN8 <sup>-</sup>	1 - Enable ADC input Ch 8
6	⊢N7	1 - Enable ADC inbut Ch 7 1 - Enable ADC inbut Ch 6
5	ENG	1 - Enable ADC inbut Ch 6
4	EN5	1 - Enable ADC inbut Ch 5
3	EN4	1 - Enable ADC inbut Ch 4
2	EN3	1 - Enable ADC induit Ch 3
1	EN2	1 - Enable ADC inbût Ch 2
0	EN1	1 - Enable ADC indut Ch 1

#### ADC Conversion Enable Register 2: CAD2[7:0], default = 0x00

E	Bx	Name EN16	Function
	7	EN16	1 - Enable ADC input Ch 16
	6	EN15	
	5	EN14	I - ENADIE ADU INDULUN 14
	4	EN14 EN12	1 - Enable ADC induit Ch 13
	3	EN12	1 - Enable AUC Induit Cn 12
	2	FN11	1 - Enable ADC inbut Ch 11
	1	EN10 EN9	1 - Enable ADC inbût Ch 10 1 - Enable ADC inbût Ch 9
	0	EN9	1 - Enable ADC input Ch 9

#### ADC Conversion Enable Register 3: CAD3[7:0], default = 0x00

Bx	Name	Function
7:1		RESERVED
0	EN17	1 - Enable Temp Sensor ADC input channel

#### ADC One-Shot Conversion Trigger Register : CTRIG[7:0], default = 0x00

DX DX	INALLE	Fulligii Uli
7:1	-	RESERVED
0	SNGL	Writing any value, when CGEN.STRT=0, will trigger Single-Shot conversion. The CGEN.LCK bit must be set for the conversion sequence to begin.

#### *Reference Mode Register: CREF[7:0], default = 0x07*

Bx	Name	Function
7:3	-	RESERVED
2	AEXT	1 - ADC external ref. enable 0 - ADC internal.ref. enable
1	DEXT	1 - BAC internal ref. enable
0	-	RESERVED, must be 1

#### DATA REGISTERS

All registers in this section require 16-bit I<sup>2</sup>C-compatible data transaction for both read and write operations. However, only lower 12 bits are stored. All data is assumed to be in the unsigned binary format, where the lowest value is represented by 0x000 and the highest value is represented by 0xFFF.

#### ADC Output Data Register: ADCx[15:0], default 0x0000

The ADCx registers, x = 1...16, contain results of the most recent ADC conversion cycle. Accessing these registers does not preempt the Analog Sense Subsystem sequencing. Enabling/Disabling of the ADC input channels via CADx registers does not affect the ADCx content.

	Bx_	Name		Function	
1	5:12	-	Always 0		
	1:0	-	12-bit binary re		

#### ADC High-Limit Register: LIHx[15:0], default 0x0FFF

The LILx registers, x=1...3 and 9...11, contain the HIGH LIMIT threshold of the window comparator function of the Analog Sense Subsystem.

	B	Χ_	Name	Eurotion
1	5.	12	-	Always 0. Data written to this location will be discarded.
	11:	:0	-	Window comparator upper limit.

### ADC Low-Limit Register: LILx[15:0], default 0x0000

The LILx registers, x=1...3 and 9...11, contain the LOW LIMIT threshold of the window comparator function of the Analog Sense Subsystem.

. Bx .	Name	
15:12	-	Always 0. Data written to this location will be discarded.
11:0	-	Window comparator lower limit.

www.ti.com

# DAC Data Register: DACx[15:0], default 0x0000

The DACx registers, x=1...12, are input code registers. Updating the DACx register automatically updates the VOUTx of the corresponding DAC. Note that OUTx may not update due to the state of the asynchronous control inputs C[1:4]. (See Asynchronous Output Control.)

. Bx .	Name	Eurotion
15:12	-	Always 0. Data written to this location will be discarded.
11:0	-	DACX input data.

# Write all DAC's Data Register: DALL[15:0], default 0x0000

Writing to this register updates all DACx registers simultaneously to this value. Note that OUTx may not update due to the state of the asynchronous control inputs C[1:4].

	Bx _	Name	
	15:12	-	Always 0. Data written to this location will be discarded.
	11:0	-	DAC input data.
-			

# **BLOCK COMMANDS**

Block access functionality is discussed in Block Access.

Name Block Start Address Block End Address Block Length in Bytes Command access to registers RACU:								
BLK0	0380 0380 0386		24	Single command access to registers DACI1:121				
BLK1	0x86	Qx8B	12	Single command access to redisters DACI7:12				
BFR3	0x20	0x30	34	Single command access to redisters ADC[1:17]				
BLK3	0x28	0x30	18	<ul> <li>Single command access to redisters ADCI9:171</li> </ul>				
BI BŽ	0x40	Ŭx4B	24	Single command access to all LIHx and LILX registers				
BLK5	0x46	0x4B	12	Single command access to all LILx registers				

# **Application Information**

### ANALOG SENSE SUBSYSTEM

The device is capable of monitoring up to 16 externally applied voltages and an internal analog temperature sensor. The system is centered around 12-bit SAR ADC fronted by a 17-input mux. Results of conversion are stored in the registers corresponding to the given input channel. The register content can be read by the supervisor via the l<sup>2</sup>C-compatible interface.

The ADC timing signals are derived from the on-board temperature compensated oscillator, which assures the stable sampling interval.

In the applications where an instantaneous detection of the out-of-bounds condition is required the built in digital window comparator function is provided on 6 of the input channels. This window comparator is capable of triggering the external interrupts.

#### Sampling and Conversion

The external voltage is sampled onto the internal  $C_{HOLD}$  capacitor. The TRACK period is controlled by the internal oscillator, and its duration is  $t_{TRACK}$ . The output impedance of the sensed voltage source and the analog input capacitance  $C_{INA}$  (which is dominated by  $C_{HOLD}$  during TRACK time) limit the bandwidth of the input signal. It is recommended to limit the output resistance ROUT of the sampled voltage source to 10 k $\Omega$  to assure 12-bit accuracy of conversion.



Device Pin

Figure 2. ADC During TRACK Period

During the HOLD period, duration of  $t_{HOLD}$ , all mux switches are in the off state, and charge captured on the hold capacitor is measured to produce an ADC output code. The resulting output code is stored in the internal register (ADCx) corresponding to the sampled analog input channel.



Typical ADC output code as a function of input voltage at device pin INx, x=1...16:

$$CODEx = INT\left(\frac{4096}{VREF} \times INx\right)$$

(1)

In the expression above VREF is the reference voltage input to the internal ADC. VREF can be either externally applied at the AREF pin of the device, or be internally generated.

# Sampling Transient

An instantaneous current will flow at the beginning of TRACK period which may lead to temporary disturbance of the input potential. This current, and resulting disturbance, will vary with the magnitude of the sampled signal and source impedance ROUT.

### Channel Selection

The analog input channels are enabled by setting corresponding enable bits ENx in the control registers CAD1, CAD2, and CAD3. Enabling of the channels does not begin the conversion process.

### Single-Shot and Continuous Sequencing

The ADC is in the idle state until either the Single-Shot or Continuous conversion is initiated. The channels whose corresponding ENx bit in the CAD(1|2|3) registers is set will be sampled and converted by the ADC.

Single-Shot conversion begins when the user performs a write operation (0 or 1) to CTRIG.SNGL while CGEN.STRT=0. Once the sequence is completed the ADC returns to the idle state.

Continuous conversion begins when the user sets the CGEN.STRT bit. The sequencing of events is the same as in the Single Mode. Upon completing the sequence of conversions another sequence is automatically started. This process will continue until the user clears the CGEN.STRT bit.

The operation of the Analog Sense Subsystem is further illustrated in Figure 3.



www.ti.com



Figure 3. ADC Finite State Machine Diagram

# Reference

By default the ADC operates from the external reference voltage applied at AREF pin of the device. Due to the architecture of the ADC the DC current flowing into the AREF input is zero during conversion. However, the transient currents during the conversion can be significant.

The user can enable the internal reference generator and apply its output to the ADC VREF. This operation is described in CONTROL REGISTERS.



#### Window Comparator Function

The digital window comparator function is available for ADC input channels 1-3 and 9-11. This feature does not require explicit enabling, as it is always on. Comparator functional diagram is shown in Figure 4 below.

The ADC conversion result stored in ADCx register can be compared against user programmable upper and lower limits: LIHx and LILx. The comparison result is reported as a single bit value in SHIL and SLOL registers.



Register

Figure 4. ADC Window Comparator Function

#### Interrupt Subsystem

Device outputs INT1 and INT2 report out of bounds conditions as determined by the digital window comparator. INT1 and INT2 are open collector outputs and are active LO. INT1 reports out of bound conditions at ADC channels 1-3, and INT2 reports out of bound conditions at ADC channels 9-11. Functional diagram of the interrupt system is shown in Figure 5.

Additionally, presence of any out of bound condition is reported in the SGEN register, which can be tested via the I<sup>2</sup>C-compatible interface.



www.ti.com



Figure 5. Interrupt System

# PROGRAMMABLE ANALOG OUTPUT SUBSYSTEM

This subsystem consists of 12 identical DACs whose output is a function of user programmable registers DACx. This functionality is described in DAC Core.

There are instances where it is necessary to instantaneously "turn off" the devices downstream of OUTx output, without incurring the delay due to the I<sup>2</sup>C-compatible data/command transfer. This functionality is described in Asynchronous Output Control.

# DAC Core

The DAC core is based on a Resistive String architecture which guarantees monotonicity of its transfer function. The input data is single-registered, meaning that the VOUTx of the DAC is updated as soon as the data is updated in the DACx data register at the end of the I<sup>2</sup>C-compatible transaction.

The functional diagram of the DAC Core is shown in Figure 6.





Copyright © 2011–2012, Texas Instruments Incorporated

# Reference

By default the DACs operate from the external reference voltage applied at the DREF pin of the device. Given the architecture of the DAC the DC current flowing into the DREF device input pin is dependent on the number of DACs active at the given instant.

VREF

R

 $\Sigma(R) = 1201$ 

DECODER

VDD

Buffer

VOUTx

Су

The user can enable the internal reference generator and apply its output to all DACs' VREF inputs. This operation is described in ADC/DAC VOLTAGE REFERENCE.

### Asynchronous Output Control

When DACs are enabled, CDAC.OFF=0, the Cy device inputs allow the user to instantaneously disengage the VOUTx of corresponding DAC Core and force the OUTx to either rail – the rail is indicated by the CDAC.OLVL bit. Asserting either CDAC.OFF or Cy (Active LOW) will result in the corresponding DAC Core powering down.

The functional diagram of the DAC Core to OUTx signal routing is shown in Figure 7.

VDD

DACx

12

DAC Core x PD pin:C Register bit CDAC:OFF Register CDAC OLVL OFF Device Pin M Figure 7. Asynchronous Output Control





www.ti.com

(2)

Note that CDAC.OFF affects all OUTx, whereas Cy affects only channels assigned to it. The correspondence between Cy control inputs and OUTx outputs is governed by the CDAC.GANG bit and is outlined in Table 1.

Device Pin Cy	CDAC:GANG = 0	CDAC:GANG = 1
C1	OUT[1:4]	OUT[1:3]
C2	OUT[5:6]	OUT[4:6]
C3	OUT[7:8]	OUT[7:9]
C4	OUT[9:12]	OUT[10:12]

### Table 1. Cy to OUTx Assignment

### TEMPERATURE SENSOR

The output voltage of the analog temperature sensor can be sampled via ADC channel 17 input. The result of conversion is stored in the ADC17 register.

Typical ADC output code as a function of temperature:

CODE = INT 
$$\left(\frac{4096}{\text{VREF}} \times [2212.5 - 13.45(\text{T} - 30) - 0.005(\text{T} - 30)^2] \times 10^{-3}\right)$$

In the expression above VREF is the reference input voltage to the internal ADC.

For best temperature measurement accuracy the exposed DAP of the device should be soldered to the PCB's grounded pad, and the power dissipation of the device should be limited.

### ADC/DAC VOLTAGE REFERENCE

The on-board ADC and DACs require reference voltages for their operation. By default the device is configured to accept external references applied to AREF and DREF pins respectively. In this configuration AREF and DREF can be at different potentials.

The external reference voltage sources should be bypassed to ground with capacitance appropriate for those particular sources. See example application schematic in Application Circuit Example.

The device also has a built in precision reference block which can be used to provide VREF potential to either ADC or DACs, or both at once. The internal buffers are designed to provide necessary drive to ADC and DAC blocks. The internal reference buffers are not intended to drive external loads.

When internal reference is enabled the capacitance at AREF or DREF pins should be limited to 50 pF.

The functional diagram of the reference selector is shown in Figure 8.

NOTE: Internal reference drive must be disabled when corresponding external reference is applied; e.g., set CREF.AEXT=1 when applying external AREF.

(3)

NSTRUMENTS

FXAS





Figure 8. Reference Select Function

### GENERAL PURPOSE I/O

The GPIO[7:0] port is memory mapped to registers SGPI and CGPO. Both registers are accessible through the I<sup>2</sup>C-compatible interface.

The SGPI register content reflects at all times the digital state at the GPIOx device pins.

The CGPO register controls the individual pulldown devices at GPIOx. Together with the external pull-up resistor this realizes an "open-drain" digital output. For example, writing HIGH to CGPO:GPO0 will result in HIGH output state at pin GPIO0.

The functional diagram of the GPIO subcircuit is shown in Figure 9.



Figure 9. GPIO Functionality

### SERIAL INTERFACE

The serial interface provides user access to internal CONTROL and DATA registers that govern the operation of the device. Interface functionality is compatible with I<sup>2</sup>C "Standard" and "Fast" modes.

The device operates as the slave only.



# PC-Compatible Protocol

Two wires, SCL and SDA, are used to carry data between master (the digital supervisor), and a slave (LMP92001). Master generates a START condition which commences all data transfers. And only the master generates the SCL signal for all transactions. However, both master and the slave can in turn be a transmitter and receiver of data.

Typical bus transaction is shown in Figure 10 below. All transactions follow the format outlined as follows:

- Master begins all transactions by generating START condition
- All transfers comprise 8-bit bytes
- First byte must contain 7-bit Slave Interface Address
- First byte is followed by a READ/WRITE bit
- All subsequent bytes contain 8-bit data
- Device, depending on the register being accessed, supports 1-byte and 2-byte transfers. Block Access commands result in multi-byte transfers
- In case of a 2-byte transfers, the byte order is always "MSB first"
- Bit order within byte is always "MSB" first"
- ACKNOWLEDGE condition follows every byte transfer this can be generated by either Master or a Slave depending on the direction of data transfer



Figure 10. General I<sup>2</sup>C-Compatible Protocol

Table 2 lists all conditions defined by the I<sup>2</sup>C-compatible specification and supported by this device. All following bus descriptions will refer to the Symbols listed in the table.

Condition	Symbol	Source	Description
START	S	Master	Begins all bus transactions
STOP	Р	Master	Terminates all transactions, and resets bus
ACK (Acknowledge)	А	Master/Slave	Handshaking bit (LOW)
NAK (No Acknowledge)	Ā	Master/Slave	Handshaking bit (HIGH)
READ	R	Master	Active HIGH bit that follows immediately after the slave address sequence. Indicates that the master is initiating the slave to master data transfer
WRITE	$\overline{W}$	Master	Active LOW bit that follows immediately after the slave address sequence. Indicates that the master is initiating the master to slave data transfer
REPEATED START	Sr	Master	Generated by master, same function as the Start condition (highlights the fact that Stop condition is not strictly necessary)

Table 2.	I <sup>2</sup> C-Com	patible S	ymbol Set
----------	----------------------	-----------	-----------



SNAS507B-FEBRUARY 2011-REVISED APRIL 2012

Data transfers of 16-bit values are shown in Figure 11 and Figure 12 below:







Figure 12. I<sup>2</sup>C-Compatible WRITE Access Protocol

#### **Device Address**

Interface Address of the device can be set via 2 pins: AS0 and AS1. Each address setting pin recognizes 3 levels: LOW=GND, HIGH=VDD and MID=VDD/2. All possible Interface Addresses are listed in Table 3 below:

Table 3. Interface Address	Space
----------------------------	-------

Devi	ce Pins	Device Interface Address	
AS1	AS0	[A6:A0]R/W	Equivalent HEX Address
LOW	LOW	[0100 000]0	40
LOW	MID	[0100 001]0	42
LOW	HIGH	[0100 010]0	44
MID	LOW	[0100 011]0	46
MID	MID	[0100 100]0	48
MID	HIGH	[0100 101]0	4A
HIGH	LOW	[0100 110]0	4C
HIGH	MID	[0100 111]0	4E
HIGH	HIGH	[0101 000]0	50

The Interface Address alignment within the I<sup>2</sup>C-compatible address byte is shown in Figure 13 below:

S A6 A5 A4 A3 A2 A1 A0 R/W A

by master by slave

### Figure 13. Interface Address Sequence within the I<sup>2</sup>C-Compatible Frame

### **Block Access**

Block Access functionality minimizes overhead in bus transfers involving larger data sets (more than 2 bytes). Internal register addresses 0xF0 through 0xF5 are interpreted by the interface as block commands. Accessing any of these addresses initiates a multi-byte transfer which can be as long as 34 data bytes. The byte length of the transfer is dictated by the block command itself. Examples of access to internal register at address 0xF0 is shown in Figure 14 and Figure 15.

Copyright © 2011–2012, Texas Instruments Incorporated

www.ti.com

BLK0 command is issued meaning that all DACx registers accessed are accessed sequentially.

The transfer will consist of 24 bytes - 2 bytes per DACx register.

The data WRITE transfers that terminate prematurely will result in update of registers whose 16-bit words were received completely. For example, if BLK0 WRITE access is attempted, and the transfer is terminated after 3 bytes, only DAC1 register will be updated.







Figure 15. Block Command WRITE Access

# *P*C-Compatible Bus Reset

In cases where Master and Slave interfaces fall out of synchronization there are 2 processes which can reset the Slave and return it to a known state:

- TIMEOUT: The device will automatically reset its interface and wait for a new START condition (by the Master) if SCL is driven LOW for duration longer than t<sub>OUT</sub> (see Electrical Characteristics Table), or SDA is driven LOW by this device for duration longer than t<sub>OUT</sub>. The TIMEOUT feature can be disabled by the user, see CGEN register functionality.
- When SDA is in HIGH state, the Master can issue START condition at any time. The START condition resets the Slave interface, and Slave expects to see Interface Address byte next.



# www.ti.com

# Application Circuit Example





24-Jan-2013

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LMP92001SQE/NOPB	ACTIVE	WQFN	NJY	54	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-45 to 125	LMP92001SQ	Samples
LMP92001SQX/NOPB	ACTIVE	WQFN	NJY	54	2000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-45 to 125	LMP92001SQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP92001SQE/NOPB	WQFN	NJY	54	250	178.0	16.4	5.8	10.3	1.0	12.0	16.0	Q1
LMP92001SQX/NOPB	WQFN	NJY	54	2000	330.0	16.4	5.8	10.3	1.0	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP92001SQE/NOPB	WQFN	NJY	54	250	203.0	190.0	41.0
LMP92001SQX/NOPB	WQFN	NJY	54	2000	358.0	343.0	63.0

# NJY0054A





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated