

LMV1089 Dual Input, Far Field Noise Suppression Microphone Amplifier with Automatic Calibration Capability

Check for Samples: LMV1089

FEATURES

- Low power consumption
- Shutdown function
- No added processing delay
- Differential inputs and outputs
- Automatic calibration
- Adjustable 6 48dB gain
- Excellent RF immunity
- Space-saving 36-bump micro SMD package

APPLICATIONS

- Headset and Boom microphones
- Mobile handsets and two-way radios
- Bluetooth and other powered headsets
- Hand-held voice microphones
- Equalized stereo microphone preamplifier

DESCRIPTION

The LMV1089 is a fully analog dual differential input, differential output, microphone array amplifier designed to reduce background acoustic noise, while delivering superb speech clarity in voice communication applications.

The LMV1089 preserves near-field voice signals within 4cm of the microphones while rejecting far-field acoustic noise greater than 50cm from the microphones. Up to 20dB of far-field rejection is possible in a properly configured and calibrated system.

Part of the Powerwise[™] family of energy efficient solutions, the LMV1089 consumes only 1.1mA of supply current providing superior performance over DSP solutions consuming greater than ten times the power.

A quick calibration during the manufacturing test process of the product containing the LMV1089 compensates the entire microphone system. This calibration compensates for mismatch in microphone gain and frequency response, as well as acoustical path variances. The LMV1089 stores the calibration coefficients in the on-chip EEPROM. The calibration is initiated by an I²C command or by a logic pin control.

The dual microphone inputs and the processed signal output are differential to provide excellent noise immunity. The microphones are biased with an internal low-noise bias supply.


Table 1. Key Specifications

	VALUE	UNIT
 Far Field Noise Suppression (Electrical), (f = 1kHz) 	37	dB
 Supply Voltage 	2.7 to 5.5	V
 Supply Current 	1.1	mA (typ)
 Standby Current 	0.7	μA (typ)
 Signal-to-Noise Ratio (A-weighted) 	65	dB (typ)
Total Harmonic Distortion + Noise	0.1	% (typ)
■ PSRR (217Hz)	96	dB (typ)


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com



Typical Application



* The value of the low-pass filter capacitor is application dependent, see the application section for additional information. ** The value the microphone resistors is a standard value often used for electret microphones.





Connection Diagram

www.ti.com




Figure 2. 36-Bump micro SMD package




Figure 3. 36–Bump micro SMD Marking



www.ti.com




Figure 5. 32 Lead LQFP package




Figure 6. 32 Lead LQFP Marking





Figure 7. LQFP Package View Bottom View

Pin Functions

Pin Descriptions						
Bump Number	Pin Name	Pin Function	Pin Type			
A1	NC	No connect	No Connect			
A2	T7	Auxiliary Control Manual Calibration = V _{DD} Auto Calibration = GND	Digital Input			
A3	PE	Program Enable EEPROM	Digital Input			
A4	MIC2-	microphone 2 negative input	Analog Input			
A5	MIC2+	microphone 2 positive input	Analog Input			
A6	Mic Bias	Microphone Bias	Analog Output			
B1	NC	No Connect	No Connect			
B2	NC	No Connect	No Connect			
B3	T5	Float (do not connect to GND)	Production Test			
B4	GND	amplifier ground	Ground			
B5	M1_UNP	microphone 1 unprocessed output	Analog Output			
B6	MIC1+	microphone 1 positive input	Analog Input			
C1	NC	No Connect	No Connect			
C2	NC	No Connect	No Connect			
C3	GB0	default Post Amp Gain 0	Digital Input			
C4	GA0	default Pre Amp Gain 0	Digital Input			
C5	GND	amplifier ground	Ground			
C6	MIC1-	amplifier ground	Analog Input			
D1	ADR	I ² C Address select	Digital Input			
D2	NC	No Connect	No Connect			
D3	GND	amplifier ground	Ground			
D4	GA1	default Pre Amp Gain 1	Digital Input			
D5	M2_UNP	microphone 2 unprocessed output	Analog Output			
D6	REF	reference voltage de-coupling	Analog Reference			
E1	SCL	I ² C clock	Digital Input			
E2	GB1	default Post Amp Gain 1	Digital Input			
E3	NC	No Connect	No Connect			
E4	OUT+	positive optimized audio output	Analog Output			
E5	LPF+	Low Pass Filter for positive output	Analog Input			
E6	EN	chip enable	Digital Input			
F1	SDA	l ² C data	Digital Input/Output			
F2	I ² CV _{DD}	l ² C power supply	Supply			
F3	V _{DD}	power supply	Supply			

Copyright © 2008–2010, Texas Instruments Incorporated

ISTRUMENTS

www.ti.com

Pin Descriptions (continued)

F4	OUT-	negative optimized audio output	Analog Output
F5	LPF-	Low Pass Filter for negative output	Analog Input
F6	CAL	calibration enable	Digital Input



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

Supply Voltage	6.0V
Storage Temperature	-85°C to +150°C
Power Dissipation ⁽²⁾	Internally Limited
ESD Rating ⁽³⁾	2000V
ESD Rating ⁽⁴⁾	200V
Junction Temperature (T _{JMAX})	150°C
Mounting Temperature Infrared or Convection (20 sec.)	235°C
Thermal Resistance	
θ _{JA} (microSMD)	70°C/W
Soldering Information See AN-112 "microSMD Wafers Level Chip Scale F	Package."

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The maximum power dissipation must be de-rated at elevated temperatures and is dictated by T_{JMAX} , θ_{JC} , and the ambient temperature T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in the *Absolute Maximum Ratings*, whichever is lower. For the LMV1089, $T_{JMAX} = 150^{\circ}$ C and the typical θ_{JA} for this microSMD package is 70°C/W and for the LLP package θ_{JA} is 64°C/W Refer to the Thermal Considerations section for more information.

(3) Human body model, applicable std. JESD22-A114C.

(4) Machine model, applicable std. JESD22-A115-A.

Operating Ratings ⁽¹⁾

Supply Voltage	$2.7V \le V_{DD} \le 5.5V$
I ² CV _{DD} Supply Voltage ⁽²⁾	$1.7V \le I^2 C V_{DD} \le 5.5V$
Temperature Range	−40°C to 85°C
$T_{MIN} \le T_A \le T_{MAX}$	$-40^{\circ}C \le T_A \le +85^{\circ}C$

(1) The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

(2) The voltage at I^2CV_{DD} must not exceed the voltage on V_{DD} .



Electrical Characteristics 3.3V⁽¹⁾

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V_{DD} = 3.3V$, $V_{IN} = 18mV_{P-P}$, f = 1kHz, $EN = V_{DD}$, pass through mode ⁽²⁾, Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100k\Omega$, and $C_L = 4.7pF$, $C_{REF} = 10nF$

			LMV	1089	Units
Symbol	Parameter	Conditions	Typical	Limits	(Limits)
		$f = 1 kHz$, $V_{IN} = 18 mV_{P-P}$	63		dB
SNR	Signal-to-Noise Ratio	$f = 1 kHz$, $V_{IN} = 18 mV_{P-P}$, A-Weighted voice band (300 – 3400Hz)	65		dB
e _N	Input Referred Noise level	A-weighted	5		μV _{RMS}
V _{IN}	Maximum Input Signal	THD+N < 1%, Pre Amp Gain = 6dB	910	850	mV _{P-P} (min)
V _{OUT}	Maximum AC Output Voltage	f = 1kHz, Differential Out+, Out- THD+N < 1%	1.2	1.1	V _{RMS} (min)
	DC Level at Outputs	Out+, Out-	800		mV
THD+N	Total Harmonic Distortion + Noise	Differential Out+ and Out-	0.1	0.2	% (max)
Z _{IN}	Input Impedance		142		kΩ
Z _{OUT}	Output Impedance		300		Ω
Z _{LOAD}	Load Impedance (Out+, Out-)	R _{LOAD} C _{LOAD}		10 100	kΩ (min) pF (max)
A _M	Microphone Preamplifier Gain Range		6 - 36		dB
A _{MR}	Microphone Preamplifier Gain Adjustment Resolution	f = 1kHz	2	1.7 2.3	dB (min) dB (max)
A _P	Post Amplifier Gain Range	Pass Through Mode and Summing Mode	6 – 18		dB
A _{PR}	Post Amplifier Gain Resolution		3	2.6 3.4	dB (min) dB (max)
A _{CR}	Gain Compensation Range		±3		dB
A _{MD}	Maximum Gain Matching Difference After Calibration	f = 300Hz f = 1kHz f = 3kHz	0.5 0.25 0.5		dB dB dB
X _{Talk}	Crosstalk Attenuation between Mic1 and Mic2	Measured at M1_UNP and M2_UNP	52	41	dB (min)
T_{CAL}	Calibration Duration			790	ms (max)
$FFNS_E$	Far Field Noise Suppression Electrical	f = 1kHz (See Test Method) f = 300Hz (See Test Method)	32 37	20 22	dBV(min) dBV (min)
SNRI _E	Signal-to-Noise Ratio Improvement Electrical	f = 1kHz (See Test Method) f = 300Hz (See Test Method)	24 28	14 15	dBV (min) dBV (min)
		Input Referred, Input AC grounded			
PSRR	Power Supply Rejection Ratio	$f_{RIPPLE} = 217Hz (V_{RIPPLE} = 100mV_{P-P})$	96	85	dB (min)
		$f_{RIPPLE} = 1kHz (V_{RIPPLE} = 100mV_{P-P})$	91	80	dB (min)
CMRR	Common Mode Rejection Ratio	f = 1kHz	60		dB
V_{BM}	Microphone Bias Supply Voltage	I _{BIAS} = 1mA	2.0	1.85 2.15	V (min) V (max)
e _{VBM}	Microphone Bias Noise Level	A-Weighted, 10nF cap at V_{REF} pin	10		μV_{RMS}
I _{BM}	Total available Microphone Bias Current			1.2	mA (min)
IDDQ	Supply Quiescent Current	$V_{IN} = 0V$	1.1	1.5	mA (max)

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The voltage at I²CV_{DD} must not exceed the voltage on V_{DD}.

(3) Typical values represent most likely parametric norms at $T_A = +25^{\circ}$ C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

(4) Datasheet min/max specification limits are guaranteed by test, or statistical analysis.

Copyright © 2008–2010, Texas Instruments Incorporated



www.ti.com

Electrical Characteristics 3.3V⁽¹⁾ (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V_{DD} = 3.3V$, $V_{IN} = 18mV_{P-P}$, f = 1kHz, $EN = V_{DD}$, pass through mode ⁽²⁾, Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100k\Omega$, and $C_L = 4.7pF$, $C_{REF} = 10nF$

	19 19			r	
I _{DD}	Supply Current $V_{IN} = 25mV_{P,P}$ both inputs, Noise cancelling mode		1.1		mA
I _{SD}	Shut Down Current	EN pin = GND	0.7	1	µA (max)
IDDCP	Supply Current during Calibration and Programming	Calibrating or Programming EEPROM	30	45	mA (max)
I _{DD} I ² C	I ² C supply current	I ² C Idle Mode	25	100	nA (max)
T _{ON}	Turn On Time			40	ms (max)
T _{OFF}	Turn Off Time			60	ms (max)



www.ti.com

Electrical Characteristics 5.0V⁽¹⁾

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V_{DD} = 5V$, $V_{IN} = 18mV_{P-P}$, $EN = V_{DD}$, pass through mode ⁽²⁾, Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100k\Omega$, and $C_L = 4.7pF$.

Symbol	Parameter	Conditions	LMV		Units	
Symbol	Faranieter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)	
		$f = 1 \text{kHz}, V_{\text{IN}} = 18 \text{mV}_{\text{P-P}}$	63		dB	
SNR	Signal-to-Noise Ratio	$f = 1 \text{ kHz}$, $V_{\text{IN}} = 18 \text{mV}_{\text{P-P}}$, A-Weighted voice band (300 – 3400Hz)	65		dB	
e _N	Input Referred Noise level	A-weighted	5		μV_{RMS}	
V _{IN}	Maximum Input Signal	f = 1kHz, THD+N < 1%	918	850	mV _{P-P} (min	
V _{OUT}	Maximum AC Output Voltage	f = 1kHz, THD+N < 1% between differential output	1.2	1.1	V _{RMS} (min)	
	DC Output Voltage		800		mV	
THD+N	Total Harmonic Distortion + Noise	$f = 1 \text{kHz V}_{\text{IN}} = 18 \text{mV}_{\text{P-P}}$	0.1	0.2	% (max)	
Z _{IN}	Input Impedance		142		kΩ	
Z _{OUT}	Output Impedance		300		Ω	
A _M	Microphone Preamplifier Gain Range	f = 1kHz	6 - 36		dB	
A _{MR}	Microphone Preamplifier Gain Adjustment Resolution	f = 1kHz	2	1.7 2.3	dB (min) dB (max)	
A _P	Post Amplifier Gain Range	f = 1kHz Pass Through Mode and Summing Mode	6 – 18		dB	
A _{PR}	Post Amplifier Gain Adjustment Resolution	f = 1kHz	3	2.6 3.4	dB (min) dB (max)	
A _{CR}	Gain Compensation Range	f = 1kHz	±3		dB	
A _{MD}	Maximum Gain Matching Difference After Calibration	f = 300Hz f = 2kHz f = 3kHz	0.5 0.25 0.5		dB dB dB	
T _{CAL}	Calibration Duration			790	ms (max)	
FFNS _E	Far Field Noise Suppression Electrical	f = 1kHz (See Test Method) f = 300Hz (See Test Method)	32 37	20 22	dBV dBV	
SNRI _E	Signal-to-Noise Ratio Improvement Electrical	f = 1kHz (See Test Method) f = 300Hz (See Test Method)	24 28	14 15	dBV dBV	
		Input Referred, Input AC grounded			·	
PSRR	Power Supply Rejection Ratio	$f_{RIPPLE} = 217Hz (V_{RIPPLE} = 100mV_{P-P})$	96	85	dB (min)	
		$f_{RIPPLE} = 1 kHz (V_{RIPPLE} = 100 mV_{P-P})$	91	80	dB (min)	
CMRR	Common Mode Rejection Ratio	f = 1kHz	62		dB	
V _{BM}	Microphone Bias Supply Voltage	I _{BIAS} = 1mA	2.0		V	
e _{VBM}	Microphone Bias Noise Level	A-Weighted	10		μV _{RMS}	
I _{BM}	Total Available Microphone Bias Current			1.2	mA (min)	
I _{DDQ}	Supply Quiescent Current	V _{IN} = 0V	1.1	1.5	mA (max)	
IDDCP	Supply Current during Calibration and Programming	Calibrating or Programming EEPROM	30		mA (max)	
I _{DD}	Supply Current	$V_{IN} = 25mV_{P-P}$ both inputs, Noise cancelling mode	1.1		mA (max)	
I _{SD}	Shut Down Current	EN pin = GND	1.6		μA	
T _{ON}	Turn On Time			40	ms (max)	
T _{OFF}	Turn Off Time			60	ms (max)	

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

The voltage at l^2CV_{DD} must not exceed the voltage on V_{DD} . Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of (3) product characterization and are not guaranteed.

Datasheet min/max specification limits are guaranteed by test, or statistical analysis. (4)

Copyright © 2008–2010, Texas Instruments Incorporated



Digital Interface Characteristics (1) (2)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, I^2CV_{DD} within the Operating Rating ⁽²⁾

			LN	11	
Symbol Parame	Parameter	Conditions	Typical	Limit (4)	Units (Limits)
V Logic High Input Lovel	EN, TM, SCL, SDA, ADR, CAL, PE		0.75xl ² CV _{DD}	V (min)	
۷IH	V _{IH} Logic High Input Level	GA0, GA1, GB0, GB1		0.6xV _{DD}	V (min)
N/	V _{II} Logic Low Input Level	EN, TM, SCL, SDA, ADR, CAL, PE		0.25xl ² CV _{DD}	
VIL		GA0, GA1, GB0		0.4xV _{DD}	V (max)
ts _{CAL}	CAL Setup Time		2		ms
th _{CAL}	CAL Hold time until calibration is finished			790	ms (min)
ts _{PEC}	PE Setup Time		2		ms
th _{PEC}	PE Hold until calibration is finished			790	ms (min)

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The voltage at I^2CV_{DD} must not exceed the voltage on V_{DD} .

(3) Typical values represent most likely parametric norms at $T_A = +25^{\circ}$ C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

(4) Datasheet min/max specification limits are guaranteed by test, or statistical analysis.

Test Methods




Figure 8. FFNS_E, NFSL_E, SNRI_E Test Circuit

FAR FIELD NOISE SUPPRESSION (FFNS_E)

For optimum noise suppression the far field noise should be in a broadside array configuration from the two microphones (see Figure 15). Which means the far field sound source is equidistance from the two microphones. This configuration allows the amplitude of the far field signal to be equal at the two microphone inputs, however a slight phase difference may still exist. To simulate a real world application a slight phase delay was added to the FFNS_E test. The block diagram from Figure 3 is used with the following procedure to measure the FFNS_E.

- 1. A sine wave with equal frequency and amplitude (25mV_{P-P}) is applied to Mic1 and Mic2. Using a signal generator, the phase of Mic 2 is delayed by 1.1° when compared with Mic1.
- 2. Measure the output level in dBV (X) $\,$
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)



5. $FFNS_E = Y - X dB$

NEAR FIELD SPEECH LOSS (NFSL_E)

For optimum near field speech preservation, the sound source should be in an endfire array configuration from the two microphones (see Figure 16). In this configuration the speech signal at the microphone closest to the sound source will have greater amplitude than the microphone further away. Additionally the signal at microphone further away will experience a phase lag when compared with the closer microphone. To simulate this, phase delay as well as amplitude shift was added to the NFSL_E test. The schematic from Figure 3 is used with the following procedure to measure the NFSL_E.

- 1. A 25mV_{P-P} and 17.25mV_{P-P} (0.69*25mV_{P-P}) sine wave is applied to Mic1 and Mic2 respectively. Once again, a signal generator is used to delay the phase of Mic2 by 15.9° when compared with Mic1.
- 2. Measure the output level in dBV (X)
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)
- 5. NFSL_E = Y X dB


SINGLE TO NOISE RATIO IMPROVEMENT ELECTRICAL (SNRI_E)

The $SNRI_E$ is the ratio of $FFNS_E$ to $NFSL_E$ and is defined as:

 $SNRI_E = FFNS_E - NFSL_E$

TEXAS INSTRUMENTS

www.ti.com






SNAS441H-SEPTEMBER 2008-REVISED MAY 2010




Unless otherwise specified, T_J = 25°C, V_{DD} = 3.3V, Input Voltage = 18mV_{P-P}, f =1 kHz, pass through mode (Note 8), Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100k\Omega$, and $C_L = 4.7pF$.



100000



www.ti.com



Typical Performance Characteristics (continued)



INTRODUCTION

The LMV1089 is a fully analog single chip solution to reduce the far field noise picked up by microphones in a communication system. A simplified block diagram is provided in Figure 9.

300


2k


4k

10k

1k

FREQUENCY (Hz)







The output signal of the microphones is first amplified by a pre-amplifier stage with an adjustable gain of 6dB to 36dB. The signal is then processed by the noise cancelling processor. The noise cancelling processor matches the gain and frequency responses of the microphones and the acoustic characteristics of the enclosure using coefficients derived during the auto-calibration step and the stored in EEPROM. The resulting noise-suppressed signal is then amplified by the 6dB to 18dB gain-adjustable post-amplifier. For optimum noise and EMI immunity, the microphones have a differential connection to the LMV1089 and the output of the LMV1089 is also differential. The adjustable gain functions can be controlled via I²C and four control pins. Both methods are described later in the application section.

Power Supply Circuits

A low drop-out (LDO) voltage regulator in the LMV1089 allows the device to be independent of supply voltage variations.

The Power On Reset (POR) circuitry in the LMV1089 requires the supply voltage to rise from 0V to V_{DD} in less than 100ms.

The Mic Bias output is provided as a low noise supply source for the electret microphones. The noise voltage on the Mic Bias microphone supply output pin depends on the noise voltage on the internal the reference node. The de-coupling capacitor on the V_{REF} pin determines the noise voltage on this internal reference. This capacitor should be larger than 1nF; having a larger capacitor value will result in a lower noise voltage on the Mic Bias output.

Most of the logic levels for the digital control interface are relative to I^2CV_{DD} voltage. This eases interfacing to the micro controller of the application containing the LMV1089. The supply voltage on the I^2CV_{DD} pin must never exceed the voltage on the V_{DD} pin.

Only the four pins that determine the default power up gain (as described in SETTING ADJUSTABLE GAIN) have logic levels relative to V_{DD} .

Shutdown Function

As part of the Powerwise[™] family, the LMV1089 consumes only 1.1mA of current. In many applications the part does not need to be continuously operational. To further reduce the power consumption in the inactive period, the LMV1089 provides two individual microphone power down functions. When either one of the shutdown functions is activated the part will go into shutdown mode consuming only a few µA of supply current.

SHUTDOWN VIA HARDWARE PIN

The hardware shutdown function is operated via the EN pin. In normal operation the EN pin must be at a 'high' level (V_{DD}). Whenever a 'low' level (GND) is applied to the EN pin the part will go into shutdown mode disabling all internal circuits.

SHUTDOWN VIA PC

The LMV1089 offers an additional shutdown function by reprogramming an I^2C register (see Table 6). The LMV1089 will only consume power in a mode where it can perform its normal functions. So at least one of the microphone amplifier circuits must be enabled ('1'). Writing '0' to the both bit 4 and bit 5 of the I^2C 'A' register (address 0x01h) of the LMV1089 will force the part into shutdown mode, even if the EN pin is 'High', the only part that remains active in this state is the I^2C , which consumes neglectible power when compared to the standby current.

Adjustable Gain

The LMV1089 has two gain stages where the gain can be adjusted to meet the requirements for the application. There is a preamplifier and a post amplifier that can be varied independent of each other. In most applications the gain will be set via the l^2C interface, see Table 6.



SETTING ADJUSTABLE GAIN

The LMV1089 provides four pins to set the default gain settings during power up of the device, which is convenient for applications without a micro controller . The default gain of the preamplifier is controlled by the GA0 and GA1 pins and can be set by wiring those pins to either V_{DD} or GND. In this way, one of the four possible values in the 12dB to 36dB range (see Table 2) can be chosen. The default post amplifier gain is set in the same way by connecting the GB0 and GB1 pins to either V_{DD} or GND to select a gain between 6dB and 15dB (see Table 3). Setting the gain of the preamplifier and post amplifier via the l²C interface (see Table 6) will override this default gain.

The default gain is only set during power up of the device. Toggling the logic level of the enable pin (EN) will not change the current gain setting of the part. Any gain setting done via the I²C interface will remain valid during activation of the function.

Table 2. Default preamplifier gain

GA1	GA0	Gain
0	0	12dB
0	1	20dB ⁽¹⁾
1	0	28dB
1	1	36dB

(1) Default value used for performance measurements

Table 3. Default post amplifier gain

GB1	GB0	Gain			
0	0	6dB ⁽¹⁾			
0	1	9dB			
1	0	12dB			
1	1	15dB			

(1) Default value used for performance measurements

Gain Balance and Gain Budget

In systems where input signals have a high dynamic range, critical noise levels or where the dynamic range of the output voltage is also limited, careful gain balancing is essential for the best performance. Too low of a gain setting in the preamplifier can result in higher noise levels while too high of a gain setting in the preamplifier will result in clipping and saturation in the noise cancelling processor and output stages.

The gain ranges and maximum signal levels for the different functional blocks are shown in Figure 10. Two examples are given as a guideline on how to select proper gain settings.




Figure 10. Maximum Signal Levels

Example 1

An application using microphones with $50mV_{P-P}$ maximum output voltage, and a baseband chip after the LMV1089 with $1.5V_{P-P}$ maximum input voltage.



SNAS441H-SEPTEMBER 2008-REVISED MAY 2010

For optimum noise performance, the gain of the input stage should be set to the maximum.

- 1. $50mV_{P-P} + 36 dB = 3.1V_{P-P}$.
- 2. $3.1V_{P-P}$ is higher than the maximum $1.4V_{P-P}$ allowed for the Noise Cancelling Processor (NCP). This means a gain lower than 28.9dB should be selected.
- Select the nearest lower gain from the gain settings shown in Table 2, 28dB is selected. This will prevent the NCP from being overloaded by the microphone. With this setting, the resulting output level of the Pre Amplifier will be 1.26V_{P-P}.
- 4. The NCP can have a maximum processing gain of 9dB (depending on the calibration result) which will result in $3.5V_{P-P}$ at the output of the LMV1089. This level is higher then maximum level that is allowed at the input of the post amp of the LMV1089. Therefore the preamp gain has to be reduced, to $1.4V_{P-P}$ minus 9dB = $0.5V_{P-P}$. This limits the preamp gain to a maximum of 20dB.
- 5. The baseband chip limits the maximum output voltage to 1.5V_{P-P} with the minimum of 6dB post amp gain, this results in requiring a lower level at the input of the post amp of 0.75V_{P-P}. Now calculating this for a maximum NCP gain of 9dB the output of the preamp must be <266mV_{P-P}.
- 6. Calculating the new gain for the preamp will result in <1.4dB gain.
- 7. The nearest lower gain will be 14dB.

So using preamp gain = 14dB and postamp gain = 6dB is the optimum for this application.

Example 2

An application using microphones with $10mV_{P-P}$ maximum output voltage, and a baseband chip after the LMV1089 with $3.3V_{P-P}$ maximum input voltage.

For optimum noise performance we would like to have the maximum gain at the input stage.

- 1. $10mV_{P-P} + 36dB = 631mV_{P-P}$.
- 2. This is lower than the maximum $1.4V_{P-P}$ so this is OK.
- 3. The NCP can have a maximum processing gain of 9dB (depending on the calibration result) which will result in $3.5V_{P-P}$ at the output of the LMV1089. This level is higher then maximum level that is allowed at the input of the Post Amp of the LMV1089. Therefore the Pre Amp gain has to be reduced, to $1.4V_{P-P}$ minus 9dB = $0.5V_{P-P}$. This limits the Pre Amp gain to a maximum of 34dB.
- 4. With a Post Amp gain setting of 6dB the output of the Post Amp will be 2.8V_{P-P} which is OK for the baseband.
- 5. The nearest lower Post Amp gain will be 6dB.

So using preamp gain = 34dB and postamp gain = 6dB is optimum for this application.

Unprocessed Output Pins

The LMV1089 provides two single ended output pins M1_UNP and M2_UNP. These pins provide the amplified output signal from the two differential microphone input amplifiers Mic1 and Mic2. When the application containing the LMV1089 is in a calibrated state the output level of the two microphone paths are matched. This makes these outputs suitable for stereo applications like video camera webcams and photo cameras. Low cost microphones with wider gain tolerance can be used because gain differences of the microphones will be compensated by the calibration system of the LMV1089. In this situation the default gain of the Pre Amplifiers is set by GA0 and GA1 as described in Table 2. This gain can be changed via I^2C by writing register A as described in the *PC Compatible Interface* section.

I²C Compatible Interface

PC SIGNALS

The LMV1089 pin Serial Clock (SCL) pin is used for the I^2C clock and the Serial Data (SDA) pin is used for the I^2C data. Both these signals need a pull-up resistor according to I^2C specification. The LMV1089 can be controlled through two slave addresses. The digital I^2C address pin selects the I^2C address for LMV1089 as shown inTable 4.

Copyright © 2008–2010, Texas Instruments Incorporated

www.ti.com

Table 4. Chip Address								
	D7	D6	D5	D4	D3	D2	D1	D0
1 st Chip Address I ² C Adress='0'	1	1	0	0	1	1	0	W/R
2 nd Chip Address I ² C Adress='1'	1	1	0	0	1	1	1	W/R

PC DATA VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when SCL is LOW.





Figure 11. I²C Signals: Data Validity

$m \ell C$ START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I²C data transmission session. START condition is defined as the SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP bits. The I²C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.



The master should issue STOP after no acknowledgment.

Figure 12. I²C Start Stop Conditions

TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge (ACK). A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I^2C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LMV1089 address is **11001100₂** or **11001110₂**. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.

MSB							LSB	_
ADR6 Bit7	ADR5 bit6	ADR4 bit5	ADR3 bit4	ADR2 bit3	ADR1 bit2		R/W bit0	
-	I ² C SLAVE address (chip address)							•

Figure 13. I²C Chip Address



www.ti.com

Register changes take effect at the SCL rising edge during the last ACK from slave.

In Figure 14, a write example is shown, for a device with a randomly chosen address'00110100₂'.





Figure 14. Example I²C Write Cycle

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform. Figure 15 shows this read example for a randomly chosen address'**00110101**₂.






Figure 16. I²C Timing Diagram

Table 5.	I ² C	Timina	Paramters ⁽¹⁾
----------	------------------	--------	--------------------------

Symbol	Deremeter	Li	Units		
Symbol	Parameter	Min	Max	Units	
1	Hold Time (repeated) START Condition	0.6		μs	
2	Clock Low Time	1.3		μs	
3	Clock High Time	600		ns	

(1) Data guaranteed by design

Copyright © 2008–2010, Texas Instruments Incorporated



www.ti.com

Cumb al	Deveryor	Li	mit	Unite
Symbol	Parameter	Min	Max	Units
4	Setup Time for a Repeated START Condition	600		ns
5	Data Hold Time (Output direction, delay generated by LMV1089)	300	1100	ns
5	Data Hold Time (Input direction, delay generated by the Master)	0	1100	ns
6	Data Setup Time	300		ns
7	Rise Time of SDA and SCL	20	300	ns
8	Fall Time of SDA and SCL	15	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condition	1.3		hs
Cb	Capacitive Load for Each Bus Line	10	200	pF

Table 5. I²C Timing Paramters⁽¹⁾ (continued)

Table 6. I²C Register Description

Address	Reg.	Bits		Description	Default			
			Microphone pream	plifier gain from 6dB up to 36dB in 2dB steps.				
			0000	6dB				
			0001	8dB				
			0010	10dB				
			0011	12dB				
			0100	14dB				
			0101	16dB				
A	A [3:0	A [3: 0x01h	A [3:		01	0110	18dB	
				[3:0]	0111	20dB	See Table	
				1000	22dB			
0x01h					1001	24dB		
			1010	26dB				
					1011	28dB		
				1100	30dB			
			1101	32dB				
		1110 34dB	34dB					
A			1111	36dB				
	А	[5:4]		A4 = mute mic1 and A5 = mute mic2. (0 = microphone on)				
	А	[7:6]		Mic enable bits, A6 = enable Mic1, A7 = enable Mic2 (1 = enable), A6 and A7 both 0 = Shutdown Mode				



www.ti.com

Address	Reg.	Bits		Description			Default					
			Gain setting for th	e post amplifier	from (3dB steps)							
			000	6db								
			001	9dB								
			010	12dB								
	В	[2:0]	011	15dB			See Table 3					
	?h		100	18dB								
			101	18dB								
0x02h		1	:02h		110	18dB						
			111	18dB								
			Mic select bits	•	•							
		[4:3]		0	0	Noise cancelli	ng mode					
	В		0	1	Only Mic1 ena	abled	00					
								1	0	Only Mic2 ena	abled	
							1	1	Mic1 + Mic2			
	В	[7:5]	Not Used		·		000					
0x0Ch	L	[7:0]	reads the output of	of the EEPROM			read only					
0x0Dh	М	[7:0]	reads the output of	eads the output of the EEPROM			read only					
	Ν	[6:0]	reads the output of	of the EEPROM			read only					
0x0Efh	Ν	[7]		Reads the "ready" signal. This give the status of the program cycle. 1 = ready ; 0 = program cycle in progress			read only					

Table 6. I²C Register Description (continued)

Address	Reg.	Bits			Description	Default
		[3:0]	Control the gain c	ompensation betw	een the two mics at 3kHz	
			0000 (0)	0.0dB		
			0001 (1)	0.5dB		
			0010 (2)	1.0dB		
			0011 (3)	1.5dB		
			0100 (4)	2.0dB		
			0101 (5)	2.5dB		
			0110 (6)	3.0dB		
			0111 (7)	3.0dB		0000
			1000 (8)	0dB		0000
			1001 (9)	-0.5dB		
			1010 (A)	-1.0dB		
			1011 (B)	-1.5dB		
			1100 (C)	-2.0dB		
			1110 (D)	-2.5dB		
			1110 (E)	-3.0dB		
			1111 (F)	-3.0dB		
0x0Fh	0	O [7:4]	Control the gain c	ompensation betw	een the two mics at 300Hz	
			0000 (0)	0.0dB		
			0001 (1)	0.5dB		
			0010 (2)	0.0dB		
			0011 (3)	1.5dB		
			0100 (4)	2.0dB		
			0101 (5)	2.5dB		
			0110 (6)	3.0dB		
			0111 (7)	3.0dB		
			1000 (8)	0dB		0000
			1001 (9)	-0.5dB		
			1010 (A)	-1.0dB		
			1011 (B)	-1.5dB		
			1100 (C)	-2.0dB		
			1101 (D)	-2.5dB		
			1110 (E)	-3.0dB		
			1111 (F)	-3.0dBd		

Table 6. I²C Register Description (continued)



www.ti.com



www.ti.com

	-			
Table 6.	I ² C Register	Description	(continued)	

Address	Reg.	Bits			Description	Default
		[3:0]	Control compensa	tion gain for left o	hannel at ALL frequencies	
			0000 (0)	-3.0dB		
			0001 (1)	-3.0dB		
			0010 (2)	-2.5dB		
			0011 (3)	-2.0dB		
			0100 (4)	-1.5dB		
			0101 (5)	-1.0dB		
			0110 (6)	-0.5dB		
			0111 (7)	0.0dB		
			1000 (8)	0.0dB		1111
			1001 (9)	0.5dB		
			1010 (A)	1.0dB		
			1011 (B)	1.5dB		
			1100 (C)	2.0dB		
			1101 (D)	2.5dB		
			1110 (E)	3.0dB		
			1111 (F)	3.0dB		
0x10h P	Р	[7:4]	Control compensa	tion gain for right	channel at ALL frequencies	1
			0000 (0)	-3.0dB		
			0001 (1)	-3.0dB		
			0010 (2)	–2.5dB		
			0011 (3)	-2.0dB		
			0100 (4)	-1.5dB		
			0101 (5)	-1.0dB		
			0110 (6)	-0.5dB		
			0111 (7)	0.0dB		
			1000 (8)	0.0dB		1111
			1001 (9)	0.5dB		
			1010 (A)	1.0dB		
			1011 (B)	1.5dB		
			1100 (C)	2.0dB		
			1101 (D)	2.5dB		
			1110 (E)	3.0dB		
			1111 (F)	3.0dB		
		[6:0]			egisters once "newdata" pulse is generated	
0x11h	Q	 [7] StoreBar signal [7] StoreBar = 0 enables EEPROM programming StoreBar = 1 data clock into EEPROM registers 		pgramming	1	
010	_	[0]	Start Calibration v	ia I2C '0' to '1' =	start calibration (keep '1' during calibration)	0
0x12h	R	[7]	Internal test		· · · · · /	0000000

Calibration

Automatic calibration should only be required once, when the product containing the LMV1089 has completed manufacture, and prior to application packaging. The product containing the LMV1089 will be calibrated to the microphones, the microphone spacings, and the acoustical properties of the final design.

Copyright © 2008–2010, Texas Instruments Incorporated



The compensation or calibration technology is achieved via memory stored coefficients when the FFNS circuitry activates the calibration sequence. The purpose of the calibration sequence is to choose the optimized coefficients for the FFNS circuitry for the given microphones, spacing, and acoustical design of the product containing the LMV1089.

A basic calibration can be performed with a single 1kHz tone, however to take full advantage of this calibration feature a three tone calibration (See PERFORMING A THREE TONE CALIBRATION) is preferred .

The automatic calibration process can be initiated from either a digital interface CALIBRATE pin (CAL) or via the I²C interface.

The logic level at the PROGRAM ENABLE (PE) pin determines if the result of the calibration is volatile or permanent. To make the result of the calibration permanent (stored in the EEPROM) the PROGRAM ENABLE (PE) pin must be high during the automatic calibration process.

AUTOMATIC CALIBRATION VIA CAL PIN

To initiate the automatic calibration via the CAL pin, the following procedure is required. See timing diagram Figure 11:

- From the initial condition where both PE and CAL are at 'low' level
- bring PE to a 'high' level (enable EEprom write)
- bring CAL to a 'high' level to start Calibration
- Apply Audio stimulus (single tone 1kHz or three tone sequence as described in PERFORMING A THREE TONE CALIBRATION) (see Figure 12).
- Hold CAL 'high' for at least 790ms
- Remove Audio stimulus
- bring CAL to a 'low' level to stop Calibration
- bring PE to a 'low' level (disable EEprom write)

A tone may be applied prior to the rising of CAL and PE. Signals applied to the microphone inputs before rising of CAL and PE are ignored by the calibration system.




Figure 17. Automatic Calibration via CAL pin

NOTE

When the l^2C is operated, make sure that register 'R' (address 0x12) bit 0 is '0' before operating the CAL pin (default value for this bit). When this bit is set '1' the calibration engine of the LMV1089 is started and will remain active with a higher supply current than normal operation. The state of the calibration remains active until this bit is reset, '0". With the bit set the 'low' to' high' transfer of the CAL pin will be ignored.

AUTOMATIC CALIBRATION VIA PC COMMAND


To initiate the automatic calibration via the I^2C interface, the following procedure is required:

- From the initial condition where PE is 'low' level
- Bring PE to a 'high' level (enable EEprom write)
- Write '1' into I²C register 'R' (address 0x12) bit 0 to start calibration
- Apply Audio stimulus (single tone 1kHz or three tone sequence as described in PERFORMING A THREE TONE CALIBRATION)



- www.ti.com
- Wait at least 790ms
- Remove Audio stimulus
- Write '0' into I²C to finish calibration
- Bring PE to a 'low' level (disable EEprom write)

A tone may be applied prior to the rising of PE or setting the I^2C calibration bit . Signals applied to the microphone inputs before rising of PE or setting the I^2C calibration bit are ignored by the calibration system.



PERFORMING THE AUTOMATIC CALIBRATION

Automatic calibration can be performed as 'one tone' or as 'three tone' calibration. Three tone calibration is preferred because the three tone calibration not only compensates for differences in the gain between the two microphones, but this function also corrects for differences in the frequency response between in the two microphones and compensates for the acoustical effects of the enclosure.

The one tone calibration only compensates for the gain difference between the two microphones at 1kHz and can lead to less far field noise reduction when compared to three tone calibration.

PERFORMING A ONE TONE CALIBRATION

The easiest way to perform an automatic calibration with the LMV1089 uses a 1kHz tone. This tone can be a steady state tone or a 1kHz tone that is switched on and off using the timing from Figure 18.

To perform a one tone calibration, a 1kHz test tone is required right after the PE and CAL inputs are brought to a logic high level and that tone should be stable during the time as indicated in Table 7. At the end of this sequence the calibration data is automatically stored in the internal EEPROM (see Figure 12).

A tone may be applied prior to the rising of CAL start signal and PE. Signals applied to the microphone outside the limits shown in Figure 18 and Table 7 are ignored by the calibration system.




Figure 18. One Tone Calibration Timing



PERFORMING A THREE TONE CALIBRATION

In a system with two microphones in an enclosure there will always be a difference in the transfer function in both gain and frequency response between the two channels. The LMV1089 has the capability to perform an automatic calibration function to minimize these differences. To perform this calibration, a test sequence of three tones is required right after the PE and CAL inputs are brought to a logic high level. At the end of this sequence the calibration data is automatically stored in the internal EEPROM.

The three tones have to be applied as follows (see Figure 12):

- A first tone with a frequency of 1kHz
- A second tone with a frequency of 300Hz
- A third tone with a frequency of 3kHz

A tone may be applied prior to the rising of CAL start signal and PE. Signals applied to the microphone outside the limits shown in Figure 19 and Table 7 are ignored by the calibration system.

Between each tone pair there is a small time, indicated by a cross, to change the frequency. During that time the input tone is ignored by the calibration system.

The total calibration sequence requires less than 790ms.




Figure 19. Calibration Timing

Table 7. Automatic Calibration Timing Parameter

Symbol	Devemeter	Lin	Unitis	
Symbol	Parameter	Min	Max	Unitis
t _{ST1}	Calibration Start Tone 1		10	ms
t _{ET1}	Calibration End Tone 1	200		ms
t _{ST2}	Calibration Start Tone 2		210	ms
t _{ET2}	Calibration End Tone 2	400		ms
t _{ST3}	Calibration Start Tone 3		410	ms
t _{ET3}	Calibration End Tone 3	600		ms
t _{CC}	Calibration Complete	790		ms


(1) Data guaranteed by design

AUTOMATIC CALIBRATION SETUP

A calibration test setup consists of a test room (acoustical box) with a loudspeaker (acoustical source) driven with the test tone sequence from Figure 19. The test setup is shown in Figure 20. The distances between the source and microphone 1 and microphone 2 must be equal and the sound must travel without any obstacle from source to both microphones.

The sound will travel with the limited speed of 300m/s from the loudspeaker source to the microphones. When creating the calibration signals this time should not be ignored, 30cm distance will cause 1ms delay.

For an optimum automatic calibration the output level of the microphones and preamp gain must be set so that the resulting signal at the output of the preamplifier is $100mV_{P-P} \pm 6dB$





MANUAL CALIBRATION

You can manually program the gain compensation of the two mic inputs on the LMV1089 using the I^2C interface. *Table 5* shows the control bits for I^2C Register O and P with the corresponding gains. This can be easily done by doing the following:

- 1) READ contents of the l^2C register N immediately after powering up.
- 2) Set PE pin and T7 pin to Vdd.
- 3) WRITE to I²C register O and P to choose the calibration settings.

Bits O<7:4> control the two mics at 300Hz and bits O<3:0> control the two mics at 3kHz.

Bits P<7:4> control the right channel gain and bits P<3:0> control the left channel gain

4) WRITE a '0' to I²C register Q<7> bit (storeBar) and the bits from I²C register N<6:0> to I²C register Q<6:0>

5) When I²C register N<7> (ready) goes high, then the EEPROM programming is complete. Now PE pin and T7 pin should be set to GND and I²C register Q<7> (storeBar) should be returned to '1'.


SUPPLY CURRENT DURING CALIBRATION

The calibration function performs two main tasks in a sequence. First the AC characteristics of the microphones are matched. Then in the second stage, if the PE pin is high, the on-chip EEPROM is programmed.



www.ti.com

During the first stage of this sequence the supply current on the LMV1089 will increase to about 2.5mA. During the writing of the EEPROM the supply current will rise for about 215 ms to about 30mA. This increased current is used for the on chip charge pump which generates the high voltages that are required for programming the EEPROM.




Microphone Placement

Because the LMV1089 is a microphone array Far Field Noise Reduction solution, proper microphone placement is critical for optimum performance. Two things need to be considered: The spacing between the two microphones and the position of the two microphones relative to near field source

If the spacing between the two microphones is too small, near field speech will be canceled along with the far field noise. Conversely, if the spacing between the two microphones is large, the far field noise reduction performance will be degraded. The optimum spacing between Mic 1 and Mic 2 is 1.5-2.5cm. This range provides a balance of minimal near field speech loss and maximum far field noise reduction.

The microphones should be in line with the desired sound source 'near speech' and configured in an endfire array (seeFigure 22) orientation from the sound source. If the 'near speech' (desired sound source) is equidistant to the source like a broadside array (seeFigure 21) the result will be a great deal of near field speech loss.



WRONG

Figure 21. Broadside Array (WRONG)






Figure 22. Endfire Array (CORRECT)

Low-Pass Filter At The Output

At the output of the LMV1089 there is a provision to create a 1st order low-pass filter (only enabled in 'Noise Cancelling' mode). This low-pass filter can be used to compensate for the change in frequency response that results from the noise cancellation process. The change in frequency response resembles a first-order high-pass filter, and for many of the applications it can be compensated by a first-order low-pass filter with cutoff frequency between 1.5kHz and 2.5kHz.

The transfer function of the low-pass filter is derived as:

$$H(s) = \frac{Post Amplifier gainst and sR_fC_f+1}{sR_fC_f+1}$$

(1)

This low-pass filter is created by connecting a capacitor between the LPF pin and the OUT pin of the LMV1089. The value of this capacitor also depends on the selected output gain. For different gains the feedback resistance in the low-pass filter network changes as shown in Table 8.

Post Amplifier Gain Setting (dB)in Pass Through mode	Feedback Resistance R _f (kΩ)
6	20
9	29
12	40
15	57
18	80

Table 8. Low-Pass Filter Internal Impedance

This will result in the following values for a cutoff frequency of 2000 Hz:

Table 9. Low-Pass Filter Capacitor For 2kHz

Post Amplifier Gain Setting (dB)	R _f (kΩ)	C _f (nF)
6	20	3.9
9	29	2.7
12	40	2.0
15	57	1.3
18	80	1.0



Measurement Setup

Because of the nature of the calibration system it is not possible to predict the absolute gain in the two microphone channels of the Far Field Noise Cancelling System. This is because, after the calibration function has been operated, the noise cancelling circuit will compensate for the difference in gain between the microphones. In Noise Cancelling mode, this can result in a final gain offset of max 3dB between the gain set in the registers (A[3:0] and B[2:0]) and the actual measured gain between input and output of the LMV1089. After performing a calibration the frequency characteristic of the microphone channels will be matched for the two microphones. As a result of this matching there can be a slight slope in the frequency characteristic in one or both amplifiers.

A-WEIGHTED FILTER

The human ear is sensitive for acoustic signals within a frequency range from about 20Hz to 20kHz. Within this range the sensitivity of the human ear is not equal for each frequency. To approach the hearing response, weighting filters are introduced. One of those filters is the A-weighted filter.

The A-weighted filter is used in signal to noise measurements, where the wanted audio signal is compared to device noise and distortion.

The use of this filter improves the correlation of the measured values to the way these ratios are perceived by the human ear.




Figure 23. A-Weighted Filter

MEASURING NOISE AND SNR

The overall noise of the LMV1089 is measured within the frequency band from 10Hz to 22kHz using an A-weighted filter. The Mic+ and Mic- inputs of the LMV1089 are AC shorted between the input capacitors, see Figure 24.






Figure 24. Noise Measurement Setup

For the signal to noise ratio (SNR) the signal level at the output is measured with a 1kHz input signal of $18mV_{P-P}$ using an A-weighted filter. This voltage represents the output voltage of a typical electret condenser microphone at a sound pressure level of 94dB SPL, which is the standard level for these measurements. The LMV1089 is programmed for 26dB of total gain (20dB preamplifier and 6dB postamplifier) with only Mic1 or Mic2 used. (See also l^2C Compatible Interface).

The input signal is applied differentially between the Mic+ and Mic-. Because the part is in Pass Through mode the low-pass filter at the output of the LMV1089 is disabled.

Rev	Date	Description						
1.0	09/24/08	Initial release.						
1.01	09/30/08	Text edits.						
1.02	10/14/08	Text edits.						
1.03	10/24/08	Text edits.						
1.04	10/28/08	Added the LMV1089VY package .						
1.05	12/11/08	Text edits.						
1.06	12/17/08	Text edits.						
1.07	01/13/09	Edited graphic 30047227 (32–Lead LQFP package).						
1.08	02/23/09	Text edits.						
1.09	02/27/09	Deleted the "Clarisuond" label from the Typical Application ckt. diagram.						
1.10	06/17/09	Text edits (A2 pin) in the Pin Name and Function table.						
1.11	07/06/09	Updated the Typical and Limit values (Zin) in the EC tables.						
1.12	05/19/10	Fixed a minor typo in the front page.						



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LMV1089RL/NOPB	NRND	DSBGA	YPG	36	250	Green (RoHS & no Sb/Br)	SNAG	Level-1-260C-UNLIM	-40 to 85	ZA2	
LMV1089VY/NOPB	NRND	LQFP	NEY	32	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR		LMV1089 VY	
LMV1089VYX/NOPB	NRND	LQFP	NEY	32	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR		LMV1089 VY	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV1089RL/NOPB	DSBGA	YPG	36	250	178.0	12.4	3.63	3.63	0.76	8.0	12.0	Q1
LMV1089VYX/NOPB	LQFP	NEY	32	1000	330.0	16.4	9.3	9.3	2.2	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


17-Nov-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV1089RL/NOPB	DSBGA	YPG	36	250	203.0	190.0	41.0
LMV1089VYX/NOPB	LQFP	NEY	32	1000	358.0	343.0	63.0

NEY0032A









IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated