

SNVS633F - JANUARY 2010-REVISED OCTOBER 2012

LMZ10505 5A SIMPLE SWITCHER® Power Module with 5.5V Maximum Input Voltage

Check for Samples: LMZ10505

FEATURES

- Integrated Shielded Inductor
- Flexible Startup Sequencing Using External Soft-Start, Tracking, and Precision Enable
- Protection Against In-Rush Currents and Faults such as Input UVLO and Output Short-Circuit
- -40°C to +125°C Junction Temperature • **Operating Range**
- Single Exposed Pad and Standard Pinout for Easy Mounting and Manufacturing
- **Pin-to-Pin Compatible with**
 - LMZ10503 (3A/15W max)
 - LMZ10504 (4A/20W max)
- Fully Enable for WEBENCH® and Power Designer

APPLICATIONS

- Point-of-Load Conversions from 3.3V and 5V Rails
- Space constrained applications
- **Extreme Temperatures/no Air Flow** Environments
- Noise Sensitive Applications (i.e. Transceiver, . Medical)





Isometric View

Bottom View

Figure 1. Easy to Use 7 Pin Package PFM 7 Pin Package 10.16 x 13.77 x 4.57 mm (0.4 x 0.39 x 0.18 in) $\theta_{JA} = 20^{\circ}C/W, \ \theta_{JC} = 1.9^{\circ}C/W^{(1)}$ **RoHS Compliant**

(1) θ_{JA} measured on a 2.25" x 2.25" (5.8 cm x 5.8 cm) four layer board, with one ounce copper, thirty six 10mil thermal vias, no air flow, and 1W power dissipation. Refer to PCB Layout Diagrams or Evaluation Board Application Note: AN-2022 (SNVA421).

ELECTRICAL SPECIFICATIONS

- 25W Maximum Total Output Power
- Up to 5A Output Current
- Input Voltage Range 2.95V to 5.5V
- Output Voltage Range 0.8V to 5V ٠
- ±1.63% Feedback Voltage Accuracy Over Temperature
- Efficiency up to 96%

PERFORMANCE BENEFITS

- **Operates at High Ambient Temperatures**
- High Efficiency up to 96% Reduces System **Heat Generation**
- Low Radiated Emissions (EMI) Complies with EN55022 Class B Standard⁽²⁾
- Passes 10V/m Radiated Immunity EMI Ttest Standard EN61000 4-3
- Low Output Voltage Ripple of 10 mV Allows for Powering Noise-Sensitive Transceiver and Signaling ICs
- Fast Transient Response for Powering FPGAs and ASICs

DESCRIPTION

The LMZ10505 SIMPLE SWITCHER® power module is a complete, easy-to-use DC-DC solution capable of driving up to a 5A load with exceptional power conversion efficiency, output voltage accuracy, line and load regulation. The LMZ10505 is available in an innovative package that enhances thermal performance and allows for hand or machine soldering.

(2) EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See Table 9 and layout for information on device under test.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNVS633F – JANUARY 2010 – REVISED OCTOBER 2012



DESCRIPTION (CONTINUED)

The LMZ10505 can accept an input voltage rail between 2.95V and 5.5V and deliver an adjustable and highly accurate output voltage as low as 0.8V. One megahertz fixed frequency PWM switching provides a predictable EMI characteristic. Two external compensation components can be adjusted to set the fastest response time, while allowing the option to use ceramic and/or electrolytic output capacitors. Externally programmable soft-start capacitor facilitates controlled startup. The LMZ10505 is a reliable and robust solution with the following features: lossless cycle-by-cycle peak current limit to protect for over current or short-circuit fault, thermal shutdown, input under-voltage lock-out, and pre-biased startup.

System Performance



Figure 2. Current Derating (V_{OUT} = 3.3V)

Figure 3. Efficiency ($V_{OUT} = 3.3V$)



Figure 4. Radiated Emissions (EN 55022, Class B)





SNVS633F-JANUARY 2010-REVISED OCTOBER 2012

Typical Application Circuit



Connection Diagram



Figure 5. 7-Lead PFM - Top View Package Number NDW0007A

PIN DESCRIPTIONS

| Pin Number | Name | Description |
|------------|----------------|--|
| 1 | VIN | Power supply input. A low ESR input capacitance should be located as close as possible to the VIN pin and exposed pad (EP). |
| 2 | EN | Active high enable input for the device. |
| 3 | SS | Soft-start control pin. An internal 2 μ A current source charges an external capacitor connected between SS and GND pins to set the output voltage ramp rate during startup. The SS pin can also be used to configure the tracking feature. |
| 4 | GND | Power ground and signal ground. Provide a direct connection to the EP. Place the bottom feedback resistor as close as possible to GND and FB pin. |
| 5 | FB | Feedback pin. This is the inverting input of the error amplifier used for sensing the output voltage. Keep the copper area of this node small. |
| 6, 7 | VOUT | The output terminal of the internal inductor. Connect the output filter capacitor between VOUT pin and EP. |
| EP | Exposed Pad | Exposed pad is used as a thermal connection to remove heat from the device. Connect this pad to the PC board ground plane in order to reduce thermal resistance value. EP must also provide a direct electrical connection to the input and output capacitors ground terminals. Connect EP to pin 4. |



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNVS633F - JANUARY 2010-REVISED OCTOBER 2012

www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾

| 5 | |
|--|--------------------|
| VIN, VOUT, EN, FB, SS to GND | -0.3V to 6.0V |
| ESD Susceptibility ⁽³⁾ | ±2 kV |
| Power Dissipation | Internally Limited |
| Junction Temperature | 150°C |
| Storage Temperature Range | -65°C to 150°C |
| Peak Reflow Case Temperature (30 sec) | 245°C |
| For soldering specifications, refer to the following document: www.ti.com/lit/snoa549c | |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Test method is per JESD22-Al14S.

Operating Ratings⁽¹⁾

| VIN to GND | 2.95V to 5.5V |
|---------------------------------------|----------------|
| Junction Temperature(T _J) | -40°C to 125°C |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Electrical Characteristics

Specifications with standard typeface are for $T_J = 25^{\circ}$ C only; limits in bold face type apply over the operating junction temperature range T_J of -40°C to 125°C. Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. $V_{IN} = V_{EN} = 3.3$ V, unless otherwise indicated in the conditions column.

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ ⁽²⁾ | Max ⁽¹⁾ | Units |
|-----------------------|--|--|--------------------|--------------------|--------------------|-------|
| SYSTEM PARAMI | ETERS | | | I | - | |
| V _{FB} | Total Feedback Voltage Variation Including Line and Load Regulation | $V_{IN} = 2.95V \text{ to } 5.5V$ $V_{OUT} = 2.5V$ $I_{OUT} = 0A \text{ to } 5A$ | 0.78 | 0.8 | 0.82 | V |
| V _{FB} | Feedback Voltage Variation | $V_{IN} = 3.3V, V_{OUT} = 2.5V$ $I_{OUT} = 0A$ | 0.787 | 0.8 | 0.812 | V |
| V _{FB} | Feedback Voltage Variation | $V_{IN} = 3.3V, V_{OUT} = 2.5V$ $I_{OUT} = 5A$ | 0.785 | 0.798 | 0.81 | V |
| V _{IN(UVLO)} | Input UVLO Threshold (Measured at VIN | Rising | | 2.6 | 2.95 | V |
| | pin) | Falling | 1.95 | 2.4 | | |
| I _{SS} | Soft-Start Current | Charging Current | | 2 | | μA |
| ۱ _Q | Non-Switching Input Current | V _{FB} = 1V | | 1.55 | 3 | mA |
| I _{SD} | Shut Down Quiescent Current | V _{IN} = 5.5V, V _{EN} = 0V | | 267 | 500 | μA |
| I _{OCL} | Output Current Limit (Average Current) | V _{OUT} = 2.5V | 5.1 | 7.3 | 8.7 | А |
| f _{FB} | Frequency Fold-back | In current limit | | 250 | | kHz |
| PWM SECTION | | 1 | | | | |
| f _{SW} | Switching Frequency | | 750 | 1000 | 1160 | kHz |
| D _{range} | PWM Duty Cycle Range | | 0 | | 100 | % |
| ENABLE CONTRO | DL | | l | I | - | |
| V _{EN-IH} | EN Pin Rising Threshold | | | 1.23 | 1.8 | V |
| V _{EN-IF} | EN Pin Falling Threshold | | 0.8 | 1.06 | | V |
| THERMAL CONT | ROL | | | | | |
| T _{SD} | T _J for Thermal Shutdown | | | 145 | | °C |

(1) Min and Max limits are 100% production tested at an ambient temperature (T_A) of 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

4 Submit Documentation Feedback



Electrical Characteristics (continued)

Specifications with standard typeface are for $T_J = 25^{\circ}$ C only; limits in bold face type apply over the operating junction temperature range T_J of -40°C to 125°C. Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. $V_{IN} = V_{EN} = 3.3$ V, unless otherwise indicated in the conditions column.

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ ⁽²⁾ | Max ⁽¹⁾ | Units | | | |
|---------------------|---------------------------------|--------------------|--------------------|--------------------|--------------------|-------|--|--|--|
| T _{SD-HYS} | Hysteresis for Thermal Shutdown | | | 10 | | °C | | | |
| THERMAL RESISTA | THERMAL RESISTANCE | | | | | | | | |
| θ _{JA} | Junction to Ambient | See ⁽³⁾ | | 20 | | °C/W | | | |
| θ _{JC} | Junction to Case | No air flow | | 1.9 | | °C/W | | | |

(3) θ JA measured on a 2.25" x 2.25" (5.8 cm x 5.8 cm) four layer board, with one ounce copper, thirty six 10mil thermal vias, no air flow, and 1W power dissipation. Refer to PCB Layout Diagrams or Evaluation Board Application Note: AN-2022 (SNVA421).

Electrical Characteristics

Specifications with standard typeface are for $T_J = 25^{\circ}$ C only; limits in bold face type apply over the operating junction temperature range T_J of -40°C to 125°C. Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. $V_{IN} = V_{EN} = 3.3$ V, unless otherwise indicated in the conditions column.

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ ⁽²⁾ | Max ⁽¹⁾ | Units |
|------------------------------|--------------------------------------|---|--------------------|--------------------|--------------------|---------------------|
| PERFORMANCE P | ARAMETERS | L L | | | | |
| ΔV _{OUT} | Output Voltage Ripple | Refer to Table 3 V _{OUT} = 2.5V Bandwidth Limit = 2 MHz | | 10 | | mV _{pk-pk} |
| ΔV_{OUT} | Output Voltage Ripple | Refer to Table 5 Bandwidth Limit = 20 MHz | | 5 | | mV _{pk-pk} |
| ΔV_{FB} / V_{FB} | Feedback Voltage Line Regulation | $\Delta V_{IN} = 2.95V$ to 5.5V I _{OUT} = 0A | | 0.04 | | % |
| ΔV_{OUT} / V_{OUT} | Output Voltage Line Regulation | $\Delta V_{IN} = 2.95V$ to 5.5V I _{OUT} = 0A, V _{OUT} = 2.5V | | 0.04 | | % |
| ΔV_{FB} / V_{FB} | Feedback Voltage Load Regulation | I _{OUT} = 0A to 5A | | 0.25 | | % |
| ΔV_{OUT} / V_{OUT} | Output Voltage Load Regulation | $I_{OUT} = 0A \text{ to } 5A$ $V_{OUT} = 2.5V$ | | 0.25 | | % |
| Efficiency | | | | | | |
| | | V _{OUT} = 3.3V | | 96.1 | | |
| | | $V_{OUT} = 2.5V$ | | 94.8 | | |
| n | | V _{OUT} = 1.8V | | 93.1 | | % |
| η | Peak Efficiency (1A) $V_{IN} = 5V$ | V _{OUT} = 1.5V | | 92 | | 70 |
| | | $V_{OUT} = 1.2V$ | | 90.4 | | |
| | | $V_{OUT} = 0.8V$ | | 86.8 | | |
| | | $V_{OUT} = 2.5V$ | | 95.7 | | |
| | | V _{OUT} = 1.8V | | 94.1 | | |
| η | Peak Efficiency (1A) $V_{IN} = 3.3V$ | V _{OUT} = 1.5V | | 93.0 | | % |
| | | V _{OUT} = 1.2V | | 91.6 | | |
| | | $V_{OUT} = 0.8V$ | | 88.3 | | |

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

⁽¹⁾ Min and Max limits are 100% production tested at an ambient temperature (T_A) of 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

SNVS633F-JANUARY 2010-REVISED OCTOBER 2012



Electrical Characteristics (continued)

Specifications with standard typeface are for $T_J = 25^{\circ}$ C only; limits in bold face type apply over the operating junction temperature range T_J of -40°C to 125°C. Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. $V_{IN} = V_{EN} = 3.3$ V, unless otherwise indicated in the conditions column.

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ ⁽²⁾ | Max ⁽¹⁾ | Units | |
|--------|--|-------------------------|--------------------|--------------------|--------------------|-------|--|
| | | V _{OUT} = 3.3V | | 93.1 | | | |
| | | V _{OUT} = 2.5V | | 91.2 | | | |
| | | V _{OUT} = 1.8V | | 88.5 | | 0/ | |
| η | Full Load Efficiency (5A) V _{IN} = 5V | V _{OUT} = 1.5V | | 86.7 | | % | |
| | | V _{OUT} = 1.2V | | 84.1 | | | |
| | | $V_{OUT} = 0.8V$ | | 78.2 | | | |
| | | V _{OUT} = 2.5V | | 89.8 | | % | |
| | | V _{OUT} = 1.8V | | 86.9 | | | |
| η | Full Load Efficiency (5A) $V_{IN} = 3.3V$ | V _{OUT} = 1.5V | | 85.1 | | | |
| | | V _{OUT} = 1.2V | | 82.5 | | | |
| | | $V_{OUT} = 0.8V$ | | 76.2 | | | |



SNVS633F – JANUARY 2010 – REVISED OCTOBER 2012

Typical Performance Characteristics

Unless otherwise specified, the following conditions apply: $V_{IN} = V_{EN} = 5.0V$, C_{IN} is 47 µF 10V X5R ceramic capacitor; $T_{AMBIENT} = 25^{\circ}C$ for efficiency curves and waveforms.



SNVS633F-JANUARY 2010-REVISED OCTOBER 2012

TEXAS INSTRUMENTS

www.ti.com



Typical Performance Characteristics (continued)

Unless otherwise specified, the following conditions apply: $V_{IN} = V_{EN} = 5.0V$, C_{IN} is 47 µF 10V X5R ceramic capacitor; $T_{AMBIENT} = 25^{\circ}C$ for efficiency curves and waveforms.





SNVS633F-JANUARY 2010-REVISED OCTOBER 2012

Typical Performance Characteristics (continued)

Unless otherwise specified, the following conditions apply: $V_{IN} = V_{EN} = 5.0V$, C_{IN} is 47 µF 10V X5R ceramic capacitor; $T_{AMBIENT} = 25^{\circ}C$ for efficiency curves and waveforms.







| | | v | Pre out | -bia = 2 | asec 2.5V | l St , I _{OI} | artu JT = | ip 0A | |
|-----|------------|---|------------|---------------------------|--------------|---------------------------|--------------|----------|--|
| | | | | | | | | | |
| | | | | V _{OUT} 0.5V/DIV | | | | | |
| | | | | | | | | | |
| | | | | / | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| 1 m | is/DI` | V | | | | | | | |
| | Figure 20. | | | | | | | | |

SNVS633F – JANUARY 2010 – REVISED OCTOBER 2012



www.ti.com

Block Diagram



General Description

The LMZ10505 SIMPLE SWITCHER® power module is a complete, easy-to-use DC-DC solution capable of driving up to a 5A load with exceptional power conversion efficiency, output voltage accuracy, line and load regulation. The LMZ10505 is available in an innovative package that enhances thermal performance and allows for hand or machine soldering. The LMZ10505 can accept an input voltage rail between 2.95V and 5.5V and deliver an adjustable and highly accurate output voltage as low as 0.8V. One megahertz fixed frequency PWM switching provides a predictable EMI characteristic. Two external compensation components can be adjusted to set the fastest response time, while allowing the option to use ceramic and/or electrolytic output capacitors. Externally programmable soft-start capacitor facilitates controlled startup. The LMZ10505 is a reliable and robust solution with the following features: lossless cycle-by-cycle peak current limit to protect for over current or short-circuit fault, thermal shutdown, input under-voltage lock-out, and pre-biased startup.



SNVS633F - JANUARY 2010 - REVISED OCTOBER 2012

www.ti.com

DESIGN GUIDELINE AND OPERATING DESCRIPTION

Design Steps

LMZ10505 is fully supported by Webench® and offers the following: component selection, performance, electrical, and thermal simulations as well as the Build-It board, for a reduced design time. On the other hand, all external components can be calculated by following the design procedure below.

- 1. Determine the input voltage and output voltage. Also, make note of the ripple voltage and voltage transient requirements.
- 2. Determine the necessary input and output capacitance.
- 3. Calculate the feedback resistor divider.
- 4. Select the optimized compensation component values.
- 5. Estimate the power dissipation and board thermal requirements.
- 6. Follow the PCB design guideline.
- 7. Learn about the LMZ10505 features such as enable, input UVLO, soft-start, tracking, pre-biased startup, current limit, and thermal shutdown.

Design Example

For this example the following application parameters exist.

- $V_{IN} = 5V$
- $V_{OUT} = 2.5V$
- $I_{OUT} = 5A$
- $\Delta V_{OUT} = 20 \text{ mV}_{pk-pk}$
- $\Delta V_{o \text{ tran}} = \pm 20 \text{ mV}_{pk-pk}$

Input Capacitor Selection

A 22 µF or 47 µF high quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum input voltage is typically sufficient. The input capacitor must be placed as close as possible to the VIN pin and GND exposed pad to substantially eliminate the parasitic effects of any stray inductance or resistance on the PC board and supply lines.

Neglecting capacitor equivalent series resistance (ESR), the resultant input capacitor AC ripple voltage is a triangular waveform. The minimum input capacitance for a given peak-to-peak value (ΔV_{IN}) of V_{IN} is specified as follows:

$$C_{in} \ge \frac{I_{OUT} \times D \times (1 - D)}{f_{SW} \times \Delta V_{IN}}$$
(1)

where the PWM duty cycle, D, is given by:

$$D = \frac{V_{OUT}}{V_{IN}}$$
(2)

If ΔV_{IN} is 1% of V_{IN} , this equals to 50 mV and $f_{SW} = 1$ MHz

$$C_{in} \ge \frac{5A \times \left(\frac{2.5V}{5V}\right) \times \left(1 - \frac{2.5V}{5V}\right)}{1 \text{ MHz} \times 50 \text{ mV}} \ge 25 \,\mu\text{F}$$
(3)

A second criteria before finalizing the Cin bypass capacitor is the RMS current capability. The necessary RMS current rating of the input capacitor to a buck regulator can be estimated by

$$I_{Cin(RMS)} = I_{OUT} \times \sqrt{D(1-D)}$$

$$(4)$$

$$I_{Cin(RMS)} = 5A \times \sqrt{\frac{2.5V}{5V} \left(1 - \frac{2.5V}{5V}\right)} = 2.5A$$
(5)

With this high AC current present in the input capacitor, the RMS current rating becomes an important parameter. The maximum input capacitor ripple voltage and RMS current occur at 50% duty cycle. Select an input capacitor rated for at least the maximum calculated I_{Cin(RMS)}.

SNVS633F - JANUARY 2010-REVISED OCTOBER 2012



www.ti.com

Additional bulk capacitance with higher ESR may be required to damp any resonance effects of the input capacitance and parasitic inductance.

Output Capacitor Selection

In general, 22 μ F to 100 μ F high quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum output voltage is sufficient given the optimal high frequency characteristics and low ESR of ceramic dielectrics. Although, the output capacitor can also be of electrolytic chemistry for increased capacitance density.

Two output capacitance equations are required to determine the minimum output capacitance. One equation determines the output capacitance (C_0) based on PWM ripple voltage. The second equation determines C_0 based on the load transient characteristics. Select the largest capacitance value of the two.

The minimum capacitance, given the maximum output voltage ripple (ΔV_{OUT}) requirement, is determined by the following equation:

$$\Delta C_{OUT} = \frac{\Delta I_L}{8 \times f_{SW} \times [\Delta V_{OUT} - (\Delta i_L \times R_{ESR})]}$$
(6)

Where the peak to peak inductor current ripple (Δi_L) is equal to:

$$\Delta i_{L} = \frac{(V_{IN} - V_{OUT}) \times D}{L \times f_{SW}}$$
(7)

 R_{ESR} is the total output capacitor ESR, L is the inductance value of the internal power inductor, where L = 1.5 μ H, and f_{SW} = 1 MHz. Therefore, per the design example:

$$\Delta i_{L} = \frac{(5V - 2.5V) \times \frac{2.5V}{5V}}{1.5 \ \mu\text{H} \times 1 \ \text{MHz}} = 833 \ \text{mA}$$
(8)

The minimum output capacitance requirement due to the PWM ripple voltage is:

$$C_{0} \ge \frac{833 \text{ mA}}{8 \text{ x 1 MHz x } [20 \text{ mV} - (833 \text{ mA x 3 m}\Omega)]}$$
(9)
$$C_{0} \ge 6 \,\mu\text{F}$$
(10)

Three miliohms is a typical R_{ESR} value for ceramic capacitors.

The following equation provides a good first pass capacitance requirement for a load transient:

$$C_{o} \ge \frac{I_{step} \times V_{FB} \times L \times V_{IN}}{4 \times V_{OUT} \times (V_{IN} - V_{OUT}) \times \Delta V_{o} \text{tran}}$$
(11)

Where I_{step} is the peak to peak load step (10% to 90% of the maximum load for this example), $V_{FB} = 0.8V$, and $\Delta V_{o tran}$ is the maximum output voltage deviation, which is ±20 mV.

Therefore the capacitance requirement for the given design parameters is:

| $C_{o} \ge \frac{4A \times 0.8V \times 1.5 \ \mu \text{H} \times 5V}{4 \times 2.5V \times (5V - 2.5V) \times 20 \ \text{mV}}$ | (12) |
|---|------|
| $C_o \ge 48 \ \mu F$ | (13) |



SNVS633F - JANUARY 2010 - REVISED OCTOBER 2012

www.ti.com

In this particular design the output capacitance is determined by the load transient requirements.

Table 1 lists some examples of commercially available capacitors that can be used with the LMZ10505.

| | <u>.</u> | | - | | |
|---------------------|------------------------------------|-----------------|--------------|------------------|-------------------------|
| C _Ο (μF) | Voltage (V), R _{ESR} (mΩ) | Make | Manufacturer | Part Number | Case Size |
| 22 | 6.3, < 5 | Ceramic, X5R | TDK | C3216X5R0J226M | 1206 |
| 47 | 6.3, < 5 | Ceramic, X5R | TDK | C3216X5R0J476M | 1206 |
| 47 | 6.3, < 5 | Ceramic, X5R | TDK | C3225X5R0J476M | 1210 |
| 47 | 10.0, < 5 | Ceramic, X5R | TDK | C3225X5R1A476M | 1210 |
| 100 | 6.3, < 5 | Ceramic, X5R | TDK | C3225X5R0J107M | 1210 |
| 100 | 6.3, 50 | Tantalum | AVX | TPSD157M006#0050 | D, 7.5 x 4.3 x 2.9 mm |
| 100 | 6.3, 25 | Organic Polymer | Sanyo | 6TPE100MPB2 | B2, 3.5 x 2.8 x 1.9 mm |
| 150 | 6.3, 18 | Organic Polymer | Sanyo | 6TPE150MIC2 | C2, 6.0 x 3.2 x 1.8 mm |
| 330 | 6.3, 18 | Organic Polymer | Sanyo | 6TPE330MIL | D3L, 7.3 x 4.3 x 2.8 mm |
| 470 | 6.3, 23 | Niobium Oxide | AVX | NOME37M006#0023 | E, 7.3 x 4.3 x 4.1 mm |

Output Voltage Setting

A resistor divider network from V_{OUT} to the FB pin determines the desired output voltage as follows:

$$V_{\text{OUT}} = 0.8 \text{V x} \frac{\text{R}_{\text{fbt}} + \text{R}_{\text{fbb}}}{\text{R}_{\text{fbb}}}$$

(14)

 R_{fbt} is defined based on the voltage loop requirements and R_{fbb} is then selected for the desired output voltage. Resistors are normally selected as 0.5% or 1% tolerance. Higher accuracy resistors such as 0.1% are also available.

The feedback voltage (at $V_{OUT} = 2.5V$) is accurate to within -2.5% / +2.5% over temperature and over line and load regulation. Additionally, the LMZ10505 contains error nulling circuitry to substantially eliminate the feedback voltage variation over temperature as well as the long term aging effects of the internal amplifiers. In addition the zero nulling circuit dramatically reduces the 1/f noise of the bandgap amplifier and reference. The manifestation of this circuit action is that the duty cycle will have two slightly different but distinct operating points, each evident every other switching cycle.

Loop Compensation

The LMZ10505 preserves flexibility by integrating the control components around the internal error amplifier while utilizing three small external compensation components from V_{OUT} to FB. An integrated type II (two pole, one zero) voltage-mode compensation network is featured. To ensure stability, an external resistor and small value capacitor can be added across the upper feedback resistor as a pole-zero pair to complete a type III (three pole, two zero) compensation network. The compensation components recommended in Table 2 provide type III compensation at an optimal control loop performance. The typical phase margin is 45° with a bandwidth of 80 kHz. Calculated output capacitance values not listed in Table 2 should be verified before designing into production. A detailed application note is available to provide verification support, AN-2013 (SNVA417). In general, calculated output capacitance values below the suggested value will have reduced phase margin and higher control loop bandwidth. Output capacitance values above the suggested values will experience a lower bandwidth and increased phase margin. Higher bandwidth is associated with faster system response to sudden changes such as load transients. Phase margin changes the characteristics of the response. Lower phase margin is associated with underdamped ringing and higher phase margin is associated with overdamped response. Losing all phase margin will cause the system to be unstable; an optimized area of operation is 30° to 60° of phase margin, with a bandwidth of 100 kHz ±20 kHz.



| V _{IN} (V) | C _Ο (μF) | C _o (μF) ESR (mΩ) | | R _{fbt} (kΩ) ⁽¹⁾ | C _{comp} (pF) ⁽¹⁾ | R _{comp} (kΩ) ⁽¹⁾ | |
|---------------------|---------------------|------------------------------|-----|--------------------------------------|---------------------------------------|---------------------------------------|--|
| | | Min | Max | | | | |
| | 22 | 2 | 20 | 200 | 27 | 1.5 | |
| | 47 | 2 | 20 | 124 | 56 | 1.4 | |
| | 100 | 1 | 10 | 82.5 | 120 | 1 | |
| FO | 150 | 1 | 5 | 63.4 | 180 | 1.21 | |
| 5.0 | 150 | 10 | 25 | 63.4 | 220 | 16.5 | |
| | 150 | 26 | 50 | 44.2 | 220 | 23.7 | |
| | 220 | 15 | 30 | 63.4 | 220 | 23.7 | |
| | 220 | 31 | 60 | 76.8 | 220 | 57.6 | |
| | 22 | 2 | 20 | 118 | 39 | 9.09 | |
| | 47 | 2 | 20 | 76.8 | 82 | 8.45 | |
| | 100 | 1 | 10 | 49.9 | 180 | 4.12 | |
| 2.2 | 150 | 1 | 5 | 40.2 | 330 | 2.0 | |
| 3.3 | 150 | 10 | 25 | 43.2 | 330 | 11.5 | |
| | 150 | 26 | 50 | 49.9 | 270 | 25.5 | |
| | 220 | 15 | 30 | 40.2 | 390 | 15.4 | |
| | 220 | 31 | 60 | 48.7 | 330 | 35.7 | |

Table 2. LMZ10505 Compensation Component Values

(1) In the special case where the output voltage is 0.8V, it is recommended to remove R_{fbb} and keep R_{fbt}, R_{comp}, and C_{comp} for a type III compensation.

Estimate Power Dissipation And Board Thermal Requirements

Use the current derating curves in the Typical Performance Characteristics section to obtain an estimate of power loss (P_{IC_LOSS}). For the design case of $V_{IN} = 5V$, $V_{OUT} = 2.5V$, $I_{OUT} = 5A$, $T_{A(MAX)} = 85^{\circ}C$, and $T_{J(MAX)} = 125^{\circ}C$, the device must see a thermal resistance from case to ambient (θ_{CA}) of less than:

$$\theta_{CA} < \frac{T_{J(MAX)} - T_{A(MAX)}}{P_{IC_LOSS}} - \theta_{JC}$$

$$\theta_{CA} < \frac{125^{\circ}C - 85^{\circ}C}{1.36 \text{ W}} - 1.9 \frac{\circ C}{W} < 27.5 \frac{\circ C}{W}$$
(15)
(16)

Given the typical thermal resistance from junction to case (θ_{JC}) to be 1.9°C/W (typ.). Continuously operating at a T_J greater than 125°C will have a shorten life span.

To reach $\theta_{CA} = 27.5^{\circ}$ C/W, the PCB is required to dissipate heat effectively. With no airflow and no external heat, a good estimate of the required board area covered by 1oz. copper on both the top and bottom metal layers is:

Board Area_cm²
$$\geq \frac{500}{\theta_{CA}} \cdot \frac{^{\circ}C \times cm^2}{W}$$

Board Area_cm² $\geq \frac{500}{27.5 \frac{^{\circ}C}{W}} \cdot \frac{^{\circ}C \times cm^2}{W}$
(17)

(17)

(17)

(17)

As a result, approximately 18 square cm of 1oz. copper on top and bottom layers is required for the PCB design.



The PCB copper heat sink must be connected to the exposed pad (EP). Approximately thirty six, 10mils (254 μ m) thermal vias spaced 59mils (1.5 mm) apart must connect the top copper to the bottom copper. For an extended discussion and formulations of thermal rules of thumb, refer to AN-2020 (SNVA419). For an example of a high thermal performance PCB layout with θ_{JA} of 20°C/W, refer to the evaluation board application note AN-2022 (SNVA421) and for results of a study of the effects of the PCB designs, refer to AN-2026 (SNVA424).

PC Board Layout Guidelines

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.



Figure 21. High Current Loops

1. Minimize area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt current paths. The high current that does not overlap contains high di/dt, see Figure 21. Therefore physically place input capacitor (C_{in1}) as close as possible to the LMZ10505 VIN pin and GND exposed pad to avoid observable high frequency noise on the output pin. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).

2. Have a single point ground.

The ground connections for the feedback, soft-start, and enable components should be routed only to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly placed, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.

3. Minimize trace length to the FB pin.

Both feedback resistors, R_{fbt} and R_{fbb} , and the compensation components, R_{comp} and C_{comp} , should be located close to the FB pin. Since the FB node is high impedance, keep the copper area as small as possible. This is most important as relatively high value resistors are used to set the output voltage.

4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made at the load. Doing so will correct for voltage drops and provide optimum output accuracy.

5. Provide adequate device heat-sinking.

Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a 6 x 6 via array with minimum via diameter of 10mils (254 μ m) thermal vias spaced 59mils (1.5 mm). Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.

SNVS633F - JANUARY 2010 - REVISED OCTOBER 2012

Additional Features

ENABLE

The LMZ10505 features an enable (EN) pin and associated comparator to allow the user to easily sequence the LMZ10505 from an external voltage rail, or to manually set the input UVLO threshold. The turn-on or rising threshold and hysteresis for this comparator are typically 1.23V and 0.15V respectively. The precise reference for the enable comparator allows the user to guarantee that the LMZ10505 will be disabled when the system demands it to be.

The EN pin should not be left floating. For always-on operation, connect EN to VIN.

Master Power Supply

Rent

ENABLE AND UVLO

Using a resistor divider from VIN to EN as shown in the schematic diagram below, the input voltage at which the part begins switching can be increased above the normal input UVLO level according to

$$V_{\rm IN(UVLO)} = 1.23 V x \frac{R_{\rm trkb} + R_{\rm trkt}}{R_{\rm trkt}}$$

For example, suppose that the required input UVLO level is 3.69V. Choosing $R_{enb} = 10 \text{ k}\Omega$, then we calculate $R_{ent} = 20 \text{ k}\Omega$.

Alternatively, the EN pin can be driven from another voltage source to cater to system sequencing requirements commonly found in FPGA and other multi-rail applications. The following schematic shows an LMZ10505 that is sequenced to start based on the voltage level of a master system rail (V_{OUT1}).

VIN

ΕN

Vout

C_{O1}

-0

VOU

LMZ10505



The LMZ10505 begins to operate when both the VIN and EN, voltages exceed the rising UVLO and enable thresholds, respectively. A controlled soft-start eliminates inrush currents during startup and allows the user more control and flexibility when sequencing the LMZ10505 with other power supplies.

In the event of either VIN or EN decreasing below the falling UVLO or enable threshold respectively, the voltage on the soft-start pin is collapsed by discharging the soft-start capacitor by a 14 μ A (typ.) current sink to ground.

SOFT-START CAPACITOR

Determine the soft-start capacitance with the following relationship

$$C_{SS} = \frac{t_{SS} \times I_{SS}}{V_{REF}}$$

16 Submit Documentation Feedback

(20)



(19)



where V_{FB} is the internal reference voltage (nominally 0.8V), I_{SS} is the soft-start charging current (nominally 2 μ A) and C_{SS} is the external soft-start capacitance.

Thus, the required soft-start capacitor per unit output voltage startup time is given by

 $C_{SS} = 2.5 \text{ nF} / \text{ms}$

(21)

For example, a 4 ms soft-start time will yield a 10 nF capacitance. The minimum soft-start capacitance is 680 pF.

TRACKING

The LMZ10505 can track the output of a master power supply during soft-start by connecting a resistor divider to the SS pin. In this way, the output voltage slew rate of the LMZ10505 will be controlled by a master supply for loads that require precise sequencing. When the tracking function is used, a small value soft-start capacitor should be connected to the SS pin to alleviate output voltage overshoot when recovering from a current limit fault.



TRACKING - EQUAL SOFT-START TIME

One way to use the tracking feature is to design the tracking resistor divider so that the master supply output voltage, V_{OUT1} , and the LMZ10505 output voltage, V_{OUT2} , both rise together and reach their target values at the same time. This is termed ratiometric startup. For this case, the equation governing the values of tracking divider resistors R_{trkb} and R_{trkt} is given by

$$R_{trkb} = \frac{R_{trkt}}{V_{OUT1} - 1.0V}$$
(22)

The above equation includes an offset voltage, of 200 mV, to ensure that the final value of the SS pin voltage exceeds the reference voltage of the LMZ10505. This offset will cause the LMZ10505 output voltage to reach regulation slightly before the master supply. A value of 33 k Ω 1% is recommended for R_{trkt} as a compromise between high precision and low quiescent current through the divider while minimizing the effect of the 2 μ A soft-start current source.

For example, if the master supply voltage V_{OUT1} is 3.3V and the LMZ10505 output voltage was 1.8V, then the value of R_{trkb} needed to give the two supplies identical soft-start times would be 14.3 k Ω . A timing diagram for this example, the equal soft-start time case, is shown below.



SNVS633F - JANUARY 2010-REVISED OCTOBER 2012

TRACKING - EQUAL SLEW RATES

Alternatively, the tracking feature can be used to have similar output voltage ramp rates. This is referred to as simultaneous startup. In this case, the tracking resistors can be determined based on the following equation

$$R_{trkb} = \frac{0.8V}{V_{OUT2} - 0.8V} \times R_{trkt}$$
(23)

and to ensure proper overdrive of the SS pin

For the example case of $V_{OUT1} = 5V$ and $V_{OUT2} = 2.5V$, with R_{trkt} set to 33 k Ω as before, R_{trkb} is calculated from the above equation to be 15.5 k Ω . A timing diagram for the case of equal slew rates is shown below.

SIMULTANEOUS STARTUP

/OLTAGE

V_{OUT1}

 V_{OUT2}

ΕN



At startup, the LMZ10505 is in a pre-biased state when the output voltage is greater than zero. This often occurs in many multi-rail applications such as when powering an ASIC, FPGA, or DSP. The output can be pre-biased in these applications through parasitic conduction paths from one supply rail to another. Even though the LMZ10505 is a synchronous converter, it will not pull the output low when a pre-bias condition exists. The LMZ10505 will not sink current during startup until the soft-start voltage exceeds the voltage on the FB pin. Since the device does not sink current it protects the load from damage that might otherwise occur if current is conducted through the parasitic paths of the load.

TIME

CURRENT LIMIT

18

When a current greater than the output current limit (I_{OCL}) is sensed, the on-time is immediately terminated and the low side MOSFET is activated. The low side MOSFET stays on for the entire next four switching cycles. During these skipped pulses, the voltage on the soft-start pin is reduced by discharging the soft-start capacitor by a current sink on the soft-start pin of nominally 14 μ A. Subsequent over-current events will drain more and more charge from the soft-start capacitor, effectively decreasing the reference voltage as the output droops due to the pulse skipping. Reactivation of the soft-start circuitry ensures that when the over-current situation is removed, the part will resume normal operation smoothly.

OVER-TEMPERATURE PROTECTION

When the LMZ10505 senses a junction temperature greater than 145°C (typ.), both switching MOSFETs are turned off and the part enters a standby state. Upon sensing a junction temperature below 135°C (typ.), the part will re-initiate the soft-start sequence and begin switching once again.

LMZ10505 Application Circuit Schematic and BOMs

This section provides several application solutions with an associated bill of materials. The compensation for each solution was optimized to work over the full input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point.





(24)



SNVS633F - JANUARY 2010 - REVISED OCTOBER 2012



Table 3. Bill of Materials, V_{IN} = 3.3V to 5V, V_{OUT} = 2.5V, $I_{OUT (MAX)}$ = 5A, Optimized for Electrolytic Input and Output Capacitance

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity | |
|-------------------|-----------------------|-------------------------------|---------------------------|-------------------|----------|--|
| U1 | SIMPLE SWITCHER ® | PFM-7 | National Semiconductor | LMZ10505TZ-ADJ | 1 | |
| C _{in1} | 150 μF, 6.3V, 18 mΩ | C2, 6.0 x 3.2 x 1.8 mm | Sanyo | 6TPE150MIC2 | 1 | |
| C _{O1} | 330 μF, 6.3V, 18 mΩ | D3L, 7.3 x 4.3 x 2.8 Sanyo mm | | 6TPE330MIL | 1 | |
| R _{fbt} | 100 kΩ | 0603 | Vishay Dale | CRCW0603100KFKEA | 1 | |
| R _{fbb} | 47.5 kΩ | 0603 | Vishay Dale | CRCW060347K5FKEA | 1 | |
| R _{comp} | 15 kΩ | 0603 | Vishay Dale | CRCW060315K0FKEA | 1 | |
| C _{comp} | 330 pF, ±5%, C0G, 50V | 0603 | TDK | C1608C0G1H331J | 1 | |
| C _{SS} | 10 nF, ±10%, X7R, 16V | 0603 | Murata | GRM188R71C103KA01 | 1 | |

Table 4. Bill of Materials, V_{IN} = 3.3V, V_{OUT} = 0.8V, $I_{OUT (MAX)}$ = 5A, Optimized for Solution Size and Transient Response

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
|------------------------------------|-----------------------|-----------|---------------------------|-------------------|----------|
| U1 | SIMPLE SWITCHER ® | PFM-7 | National Semiconductor | LMZ10505TZ-ADJ | 1 |
| C _{in1} , C _{O1} | 47 µF, X5R, 6.3V | 1206 | TDK | C3216X5R0J476M | 2 |
| R _{fbt} | 110 kΩ | 0402 | Vishay Dale | CRCW0402100KFKED | 1 |
| R _{comp} | 1.0 kΩ | 0402 | Vishay Dale | CRCW04021K00FKED | 1 |
| C _{comp} | 27 pF, ±5%, C0G, 50V | 0402 | Murata | GRM1555C1H270JZ01 | 1 |
| C _{SS} | 10 nF, ±10%, X7R, 16V | 0402 | Murata | GRM155R71C103KA01 | 1 |



Table 5. Bill of Materials, V_{IN} = 3.3V to 5V, V_{OUT} = 2.5V, $I_{OUT (MAX)}$ = 5A,

SNVS633F - JANUARY 2010 - REVISED OCTOBER 2012

www.ti.com

Table 5. Bill of Materials, $V_{IN} = 3.3V$ to 5V, $V_{OUT} = 2.5V$, $I_{OUT (MAX)} = 5A$, Optimized for Low Input and Output Ripple Voltage and Fast Transient Response (continued) Optimized for Low Input and Output Ripple Voltage and Fast Transient Response

| | | | | - | | |
|-------------------|-----------------------|-------------------------------|-----------------------------|-------------------|----------|--|
| Designator | Description | Description Case Size | | Manufacturer P/N | Quantity | |
| U1 | SIMPLE SWITCHER® | PFM-7 | National Semiconductor | LMZ10505TZ-ADJ | 1 | |
| C _{in1} | 22 µF, X5R, 10V | 22 μF, X5R, 10V 1210 ΑVX 1210 | | | | |
| C _{in2} | 220 µF, 10V, AL-Elec | E | Panasonic | EEE1AA221AP | 1* | |
| C _{O1} | 4.7 µF, X5R, 10V | 0805 | 0805ZD475MAT | 1* | | |
| C _{O2} | 22 µF, X5R, 6.3V | 1206 | AVX | 12066D226MAT | 1* | |
| C _{O3} | 100 µF, X5R, 6.3V | 1812 | AVX | 18126D107MAT | 1 | |
| R _{fbt} | 75 kΩ | 0402 | Vishay Dale CRCW040275K0FKE | | 1 | |
| R _{fbb} | 34.8 kΩ | 0402 | 0402 Vishay Dale CRCW04023 | | 1 | |
| R _{comp} | 1.0 kΩ | 0402 | Vishay Dale | CRCW04021K00FKED | 1 | |
| C _{comp} | 100 pF, ±5%, C0G, 50V | 0402 Murata GRM15 | | GRM1555C1H101JZ01 | 1 | |
| C _{SS} | 10 nF, ±10%, X7R, 16V | 0402 | Murata | GRM155R71C103KA01 | 1 | |

Table 6. Output Voltage Setting ($R_{fbt} = 75 \text{ k}\Omega$)

| V _{OUT} | R _{fbb} |
|------------------|------------------|
| 2.5 V | 34.8 kΩ |
| 1.8 V | 59 kΩ |
| 1.5 V | 84.5 kΩ |
| 1.2 V | 150 kΩ |
| 0.9 V | 590 kΩ |



Table 7. Bill of Materials, V_{IN} = 3.3V to 5V, V_{OUT} = 2.5V, I_{OUT} (MAX) = 5A

| | | | | . , | |
|------------------------------------|----------------------|-----------|---------------------------|------------------|----------|
| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
| U1 | SIMPLE SWITCHER® | PFM-7 | National Semiconductor | LMZ10505TZ-ADJ | 1 |
| C _{in1} | 1 µF, X7R, 16V | 0805 | TDK | C2012X7R1C105K | 1 |
| C _{in2} , C _{O1} | 4.7 µF, X5R, 6.3V | TDK | C2012X5R0J475K | 2 | |
| C _{in3} , C _{O2} | 22 µF, X5R, 16V | 1210 | TDK | C3225X5R1C226M | 2 |
| C _{in4} | 47 µF, X5R, 6.3V | 1210 | TDK | C3225X5R0J476M | 1 |
| C _{in5} | 220 µF, 10V, AL-Elec | E | Panasonic | EEE1AA221AP | 1 |
| C _{O3} | 100 µF, X5R, 6.3V | 1812 | TDK | C4532X5R0J107M | 1 |
| R _{fbt} | 75 kΩ | 0805 | Vishay Dale | CRCW080575K0FKEA | 1 |
| R _{fbb} | 34.8 kΩ | 0805 | Vishay Dale | CRCW080534K8FKEA | 1 |
| R _{comp} | 1.1 kΩ | 0805 | Vishay Dale | CRCW08051K10FKEA | 1 |

20 Submit Documentation Feedback

Copyright © 2010-2012, Texas Instruments Incorporated

KAS STRUMENTS

SNVS633F - JANUARY 2010-REVISED OCTOBER 2012

www.ti.com

| Table 9. | Bill of Materials, $V_{IN} = 5V$, | V _{OUT} = 2.5V, I _{OUT (MAX)} = 5A, B Radiated Emissions |
|----------|------------------------------------|---|
| Com | plies with EN55022 Class | B Radiated Emissions |

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
|-------------------|-----------------------|-----------|---------------------------|------------------|----------|
| U1 | SIMPLE SWITCHER® | PFM-7 | National Semiconductor | LMZ10505TZ-ADJ | 1 |
| C _{in1} | 1 µF, X7R, 16V | 0805 | TDK | C2012X7R1C105K | 1 |
| C _{in2} | 4.7 µF, X5R, 6.3V | 0805 | TDK | C2012X5R0J475K | 1 |
| C _{in3} | 47 µF, X5R, 6.3V | 1210 | TDK | C3225X5R0J476M | 1 |
| C _{O1} | 100 µF, X5R, 6.3V | 1812 | TDK | C4532X5R0J107M | 1 |
| R _{fbt} | 75 kΩ | 0805 | Vishay Dale | CRCW080575K0FKEA | 1 |
| R _{fbb} | 34.8 kΩ | 0805 | Vishay Dale | CRCW080534K8FKEA | 1 |
| R _{comp} | 1.1 kΩ | 0805 | Vishay Dale | CRCW08051K10FKEA | 1 |
| C _{comp} | 180 pF, ±5%, C0G, 50V | 0603 | TDK | C1608C0G1H181J | 1 |
| C _{SS} | 10 nF, ±5%, C0G, 50V | 0805 | TDK | C2012C0G1H103J | 1 |

Table 10. Output Voltage Setting (R_{fbt} = 75 k Ω)

| V _{out} | R _{fbb} |
|------------------|------------------|
| 3.3 V | 23.7 kΩ |
| 2.5 V | 34.8 kΩ |
| 1.8 V | 59 κΩ |
| 1.5 V | 84.5 kΩ |
| 1.2 V | 150 kΩ |
| 0.9 V | 590 kΩ |

| Table 7. Bill of Materials, $V_{IN} = 3.3V$ to 5V, $V_{OUT} = 2.5V$, $I_{OUT (MAX)} = 5A$ (continued) |
|--|
|--|

| Designator | Description | Case Size | Manufacturer | Manufacturer P/N | Quantity |
|-------------------|-----------------------|-----------|--------------|------------------|----------|
| C _{comp} | 180 pF, ±5%, C0G, 50V | 0603 | TDK | C1608C0G1H181J | 1 |
| R _{en1} | 100 kΩ | 0805 | Vishay Dale | CRCW0805100KFKEA | 1 |
| C _{SS} | 10 nF, ±5%, C0G, 50V | 0805 | TDK | C2012C0G1H103J | 1 |

Table 8. Output Voltage Setting (R_{fbt} = 75 k Ω)

| V _{OUT} | R _{fbb} |
|------------------|------------------|
| 2.5 V | 34.8 kΩ |
| 1.8 V | 59 kΩ |
| 1.5 V | 84.5 kΩ |
| 1.2 V | 150 kΩ |
| 0.9 V | 590 kΩ |







PCB Layout Diagrams

The PCB design is available in the LMZ10505 product folder at www.national.com.



Figure 22. Top Copper



Figure 23. Internal Layer 1 (Ground)

SNVS633F – JANUARY 2010 – REVISED OCTOBER 2012



Figure 24. Internal Layer 2 (Ground and Signal Traces)



Figure 25. Bottom Copper

www.ti.com



PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|----------------------|--------|--------------|---------|------|-------------|----------------------------|------------------|---------------------|--------------|--------------------|---------|
| | (1) | | Drawing | | | (2) | | (3) | | (4) | |
| LMZ10505TZ-ADJ/NOPB | ACTIVE | PFM | NDW | 7 | 250 | Green (RoHS & no Sb/Br) | CU SN | Level-3-245C-168 HR | | LMZ10505 TZ-ADJ | Samples |
| LMZ10505TZE-ADJ/NOPB | ACTIVE | PFM | NDW | 7 | 45 | Green (RoHS & no Sb/Br) | CU SN | Level-3-245C-168 HR | | LMZ10505 TZ-ADJ | Samples |
| LMZ10505TZX-ADJ/NOPB | ACTIVE | PFM | NDW | 7 | 500 | Green (RoHS & no Sb/Br) | CU SN | Level-3-245C-168 HR | | LMZ10505 TZ-ADJ | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

NDW0007A





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated