

# LPC660 Low Power CMOS Quad Operational Amplifier

Check for Samples: LPC660

### **FEATURES**

Rail-to-rail output swing

Micropower operation: (1 mW)

• Specified for 100 k $\Omega$  and 5 k $\Omega$  loads

• High voltage gain: 120 dB

• Low input offset voltage: 3 mV

Low offset voltage drift: 1.3 μV/°C

Ultra low input bias current: 2 fA

• Input common-mode includes V

Operation range from +5V to +15V

Low distortion: 0.01% at 1 kHz

Slew rate: 0.11 V/µs

· Full military temp. range available

### **APPLICATIONS**

· High-impedance buffer

· Precision current-to-voltage converter

Long-term integrator

High-impedance preamplifier

Active filter

Sample-and-Hold circuit

· Peak detector

# **DESCRIPTION**


The LPC660 CMOS Quad operational amplifier is ideal for operation from a single supply. It features a wide range of operating voltages from +5V to +15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input  $V_{OS}$ , drift, and broadband noise as well as voltage gain (into 100 k $\Omega$  and 5 k $\Omega$ ) are all equal to or better than widely accepted bipolar equivalents, while the power supply requirement is typically less than 1 mW.

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LPC662 datasheet for a Dual CMOS operational amplifier and LPC661 datasheet for a single CMOS operational amplifier with these same features.

### **Application Circuit**

Figure 1. Sine-Wave Oscillator



Oscillator frequency is determined by R1, R2, C1, and C2:

 $f_{OSC} = 1/2\pi RC$ 

where R = R1 = R2 and C = C1 = C2.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

- 1000 - 1010 - 1101 -	
Differential Input Voltage	±Supply Voltage
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	16V
Output Short Circuit to V <sup>+</sup>	(2)
Output Short Circuit to V	(3)
Lead Temperature	
(Soldering, 10 sec.)	260°C
Storage Temp. Range	-65°C to +150°C
Junction Temperature (4)	150°C
ESD Rating	
$(C = 100 \text{ pF}, R = 1.5 \text{ k}\Omega)$	1000V
Power Dissipation	(4)
Current at Input Pin	±5 mA
Current at Output Pin	±18 mA
Voltage at Input/Output Pin	(V <sup>+</sup> ) + 0.3V, (V <sup>-</sup> ) - 0.3V
Current at Power Supply Pin	35 mA

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.
- Do not connect output to V<sup>+</sup>when V<sup>+</sup> is greater than 13V or reliability may be adversely affected.
- Applies to both single supply and split supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)\theta_{JA}$ .

# Operating Ratings (1)

Temperature Range	
LPC660AM	-55°C ≤ T <sub>J</sub> ≤ +125°C
LPC660AI	-40°C ≤ T <sub>J</sub> ≤ +85°C
LPC660I	-40°C ≤ T <sub>J</sub> ≤ +85°C
Supply Range	4.75V to 15.5V
Power Dissipation	(2)
Thermal Resistance (θ <sub>JA</sub> ), <sup>(3)</sup>	
14-Pin Ceramic DIP	90°C/W
14-Pin Molded DIP	85°C/W
14-Pin SO	115°C/W
14-Pin Side Brazed Ceramic DIP	90°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. For operating at elevated temperatures, the device must be derated based on the thermal resistance  $\theta_{JA}$  with  $P_D = (T_J - T_A)/\theta_{JA}$ .
- All numbers apply for packages soldered directly into a PC board.

Submit Documentation Feedback

Copyright © 2004, Texas Instruments Incorporated



### **DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = 2.5V$ , and  $R_L > 1M$  unless otherwise specified.

Parameter	Conditions	Тур	LPC660AM	LPC660AI	LPC660I	Units	
			LPC660AMJ/883				
			Limit	Limit	Limit	1	
				(1)(2) (1)	(1)	1	
Input Offset Voltage		1	3	3	6	mV	
			3.5	3.3	6.3	max	
Input Offset Voltage		1.3				μV/°C	
Average Drift							
Input Bias Current		0.002	20			рА	
			100	4	4	max	
Input Offset Current		0.001	20			pА	
			100	2	2	max	
Input Resistance		>1				Tera Ω	
Common Mode	0V ≤ V <sub>CM</sub> ≤ 12.0V	83	70	70	63	dB	
Rejection Ratio	V <sup>+</sup> = 15V		68	68	61	min	
Positive Power Supply	5V ≤ V <sup>+</sup> ≤ 15V	83	70	70	63	dB	
Rejection Ratio			68	68	61	min	
Negative Power Supply	0V ≤ V <sup>-</sup> ≤ −10V	94	84	84	74	dB	
Rejection Ratio			82	83	73	min	
Input Common Mode	V <sup>+</sup> = 5V & 15V	-0.4	-0.1	-0.1	-0.1	V	
Voltage Range	For CMRR > 50 dB		0	0	0	max	
		V <sup>+</sup> - 1.9	V <sup>+</sup> - 2.3	V <sup>+</sup> - 2.3	V <sup>+</sup> - 2.3	V	
			V+ - 2.6	V+ - 2.5	V+ - 2.5	min	
Large Signal	$R_L = 100 \text{ k}\Omega^{(3)}$	1000	400	400	300	V/mV	
Voltage Gain	Sourcing		250	300	200	min	
	Sinking	500	180	180	90	V/mV	
			70	120	70	min	
	$R_L = 5 k\Omega^{(3)}$	1000	200	200	100	V/mV	
	Sourcing		150	160	80	min	
	Sinking	250	100	100	50	V/mV	
			35	60	40	min	

Copyright © 2004, Texas Instruments Incorporated

<sup>(1)</sup> Limits are guaranteed by testing or correlation.

<sup>(2)</sup> A military RETS electrical test specification is available on request. At the time of printing, the LPC660AMJ/883 RETS specification complied fully with the **boldface** limits in this column. The LPC660AMJ/883 may also be procured to a Standard Military Drawing specification.

<sup>(3)</sup>  $V^+ = 15V$ ,  $V_{CM} = 7.5V$  and  $R_L$  connected to 7.5V. For Sourcing tests,  $7.5V \le V_O \le 11.5V$ . For Sinking tests,  $2.5V \le V_O \le 7.5V$ .



### **DC Electrical Characteristics (continued)**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = 2.5V$ , and  $R_L > 1M$  unless otherwise specified.

Parameter	Conditions	Тур	LPC660AM	LPC660AI	LPC660I	Units
			LPC660AMJ/883			
			Limit	Limit	Limit	
				(1)(2) (1)	(1)	
Output Swing	V <sup>+</sup> = 5V	4.987	4.970	4.970	4.940	V
	$R_L = 100 \text{ k}\Omega \text{ to V}^+/2$		4.950	4.950	4.910	min
		0.004	0.030	0.030	0.060	V
			0.050	0.050	0.090	max
	V <sup>+</sup> = 5V	4.940	4.850	4.850	4.750	V
	$R_L = 5 \text{ k}\Omega \text{ to V}^+/2$		4.750	4.750	4.650	min
		0.040	0.150	0.150	0.250	V
			0.250	0.250	0.350	max
	V <sup>+</sup> = 15V	14.970	14.920	14.920	14.880	V
	$R_L = 100 \text{ k}\Omega \text{ to V}^{+}/2$		14.880	14.880	14.820	min
		0.007	0.030	0.030	0.060	V
			0.050	0.050	0.090	max
	V <sup>+</sup> = 15V	14.840	14.680	14.680	14.580	V
	$R_L = 5 \text{ k}\Omega \text{ to V}^+/2$		14.600	14.600	14.480	min
		0.110	0.220	0.220	0.320	V
			0.300	0.300	0.400	max
Output Current	Sourcing, V <sub>O</sub> = 0V	22	16	16	13	mA
V <sup>+</sup> = 5V			12	14	11	min
	Sinking, V <sub>O</sub> = 5V	21	16	16	13	mA
			12	14	11	min
Output Current	Sourcing, V <sub>O</sub> = 0V	40	19	28	23	mA
V <sup>+</sup> = 15V			19	25	20	min
	Sinking, V <sub>O</sub> = 13V	39	19	28	23	mA
	(4)		19	24	19	min
Supply Current	All Four Amplifiers	160	200	200	240	μA
	V <sub>O</sub> = 1.5V		250	230	270	max

<sup>(4)</sup> Do not connect output to V<sup>+</sup>when V<sup>+</sup> is greater than 13V or reliability may be adversely affected.



### **AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25$ °C. **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = 2.5$ , and  $R_L > 1M$  unless otherwise specified.

Parameter	Conditions	Тур	LPC660AM	LPC660AI	LPC660I	Units
			LPC660AMJ/883			
			Limit	Limit	Limit	
				(1)(2) (1)	(1)	
Slew Rate	(3)	0.11	0.07	0.07	0.05	V/µs
			0.04	0.05	0.03	min
Gain-Bandwidth Product		0.35				MHz
Phase Margin		50				Deg
Gain Margin		17				dB
Amp-to-Amp Isolation	(4)	130				dB
Input Referred Voltage Noise	F = 1 kHz	42				nV/√ <del>Hz</del>
Input Referred Current Noise	F = 1 kHz	0.0002				pA/√Hz
Total Harmonic Distortion	F = 1 kHz, A <sub>V</sub> = −10	0.01				%
	$R_L = 100 \text{ k}\Omega, V_O = 8 V_{PP}$					

<sup>(1)</sup> Limits are guaranteed by testing or correlation.

Product Folder Links: LPC660

A military RETS electrical test specification is available on request. At the time of printing, the LPC660AMJ/883 RETS specification complied fully with the **boldface** limits in this column. The LPC660AMJ/883 may also be procured to a Standard Military Drawing

 $V^+$  = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates. Input referred.  $V^+$  = 15V and R<sub>L</sub> = 100 k $\Omega$  connected to  $V^+$ /2. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 13 V<sub>PP</sub>.




### **Typical Performance Characteristics**


 $V_S = \pm 7.5V$ ,  $T_A = 25$ °C unless otherwise specified

# Supply Current vs. Supply Voltage 400 400 -55°C to +125°C 0 2 4 6 8 10 12 14 16


# SUPPLY VOLTAGE (V) Common-Mode Voltage Range




### **Output Characteristics Current Sourcing**




### **Crosstalk Rejection**




### **Input Bias Current**




### **Output Characteristics Current Sinking**



## Input Voltage Noise




### **CMRR**






# **Typical Performance Characteristics (continued)**


 $V_S = \pm 7.5 V$ ,  $T_A = 25$ °C unless otherwise specified




# Open-Loop Voltage Gain





# **Gain and Phase Responses**







# **Power Supply Rejection Ratio**








### **Gain and Phase Responses**



### Non-Inverting Slew Rate







# **Typical Performance Characteristics (continued)**

 $V_S = \pm 7.5 V$ ,  $T_A = 25$ °C unless otherwise specified


### **Inverting Slew Rate**




### Non-Inverting Small Signal Pulse Response




### **Inverting Small-Signal Pulse Response**




### Large-Signal Pulse Non-Inverting Response



### **Inverting Large-Signal Pulse Response**



Stability




Note: Avoid resistive loads of less than  $500\Omega$ , as they may cause instability.



# **Typical Performance Characteristics (continued)**

 $V_S = \pm 7.5V$ ,  $T_A = 25$ °C unless otherwise specified



### **Application Hints**

### **AMPLIFIER TOPOLOGY**

The topology chosen for the LPC660 is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via  $C_f$  and  $C_{ff}$ ) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.




Figure 2. LPC660 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, for load resistance of at least 5 k $\Omega$ . The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, when driving load resistance of 5 k $\Omega$  or less, the gain will be reduced as indicated in the Electrical Characteristics. The op amp can drive load resistance as low as 500 $\Omega$  without instability.

### **COMPENSATING INPUT CAPACITANCE**

Refer to the LMC660 or LMC662 datasheets to determine whether or not a feedback capacitor will be necessary for compensation and what the value of that capacitor would be.

Product Folder Links: LPC660



### **CAPACITIVE LOAD TOLERANCE**

Like many other op amps, the LPC660 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. The addition of a small resistor ( $50\Omega$  to  $100\Omega$ ) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




Figure 3. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to  $V^+$  (Figure 4). Typically a pull up resistor conducting 50  $\mu$ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).




Figure 4. Compensating for LargeCapacitive Loads with A Pull Up Resistor

# PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LPC660, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LPC660's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 5. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of 10<sup>12</sup> ohms, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LPC660's

Submit Documentation Feedback

Copyright © 2004, Texas Instruments Incorporated



actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 10<sup>11</sup> ohms would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 6a, Figure 7b, Figure 8c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 9d.




Figure 5. Example of Guard Ring in P.C. Board Layout using the LPC660




Figure 6. (a) Inverting Amplifier




Figure 7. (b) Non-Inverting Amplifier




Figure 8. (c) Follower

Copyright © 2004, Texas Instruments Incorporated





Figure 9. (d) Howland Current Pump

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 10.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 10. Air Wiring

### **BIAS CURRENT TESTING**

The test method of Figure 11 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I^{-} = \frac{dV_{OUT}}{dt} \times C2. \tag{1}$$




Figure 11. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I<sup>-</sup>, the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)




$$I^{+} = \frac{dV_{OUT}}{dt} \times (C1 + C_{\chi}) \tag{2}$$

where  $C_x$  is the stray capacitance at the + input.


# Typical Single-Supply Applications — $(V^+ = 5.0 V_{DC})$

Figure 12. Photodiode Current-to-Voltage Converter




**Note:** A 5V bias on the photodiode can cut its capacitance by a factor of 2 or 3, leading to improved response and lower noise. However, this bias on the photodiode will cause photodiode leakage (also known as its dark current).

Figure 13. Micropower Current Source



**Note:** (Upper limit of output range dictated by input common-mode range; lower limit dictated by minimum current requirement of LM385.)


Figure 14. Low-Leakage Sample-and-Hold



Product Folder Links: LPC660




Figure 15. Instrumentation Amplifier



$$\begin{split} &\text{If R1} = \text{R5, R3} = \text{R6, and R4} = \text{R7;} \\ &\text{then} \frac{V_{OUT}}{V_{IN}} = \frac{\text{R2} + 2\text{R1}}{\text{R1}} \times \frac{\text{R4}}{\text{R3}} \\ &\therefore \text{A}_{V} \approx 100 \text{ for circuits shown.} \end{split}$$

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.


Figure 16. Sine-Wave Oscillator



Oscillator frequency is determined by R1, R2, C1, and C2:  $f_{\mbox{OSC}}$  =  $1/2\pi\mbox{RC}$ 

where R = R1 = R2 and C = C1 = C2.

Figure 17. 1 Hz Square-Wave Oscillator



Submit Documentation Feedback

Copyright © 2004, Texas Instruments Incorporated



This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V

### Figure 18. Power Amplifier






Figure 19. 10 Hz Bandpass Filter




f<sub>O</sub> = 10 Hz Q = 2.1 Gain = -8.8

Figure 20. 10 Hz High-Pass Filter (2 dB Dip)



 $f_c = 10 \text{ Hz}$ d = 0.895Gain = 1


Figure 21. 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



Copyright © 2004, Texas Instruments Incorporated



Figure 22. High Gain Amplifier with Offset Voltage Reduction



Gain = -46.8

Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV), referred to  $V_{\text{RIAS}}$ .

# **Connection Diagram**




Figure 23. 14-Pin DIP/SO (Top View)

### PACKAGE OPTION ADDENDUM



w.ti.com 17-Nov-2012

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
LPC660AIM	ACTIVE	SOIC	D	14	55	TBD	CU SNPB	Level-1-235C-UNLIM	
LPC660AIM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LPC660AIMX	ACTIVE	SOIC	D	14	2500	TBD	CU SNPB	Level-1-235C-UNLIM	
LPC660AIMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LPC660IM	ACTIVE	SOIC	D	14	55	TBD	CU SNPB	Level-1-235C-UNLIM	
LPC660IM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LPC660IMX	ACTIVE	SOIC	D	14	2500	TBD	CU SNPB	Level-1-235C-UNLIM	
LPC660IMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





17-Nov-2012

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Nov-2012

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LPC660AIMX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LPC660AIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LPC660IMX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LPC660IMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

www.ti.com 17-Nov-2012



\*All dimensions are nominal

7 til difficiono di c fictimidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LPC660AIMX	SOIC	D	14	2500	349.0	337.0	45.0
LPC660AIMX/NOPB	SOIC	D	14	2500	349.0	337.0	45.0
LPC660IMX	SOIC	D	14	2500	349.0	337.0	45.0
LPC660IMX/NOPB	SOIC	D	14	2500	349.0	337.0	45.0

# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>