

# Complete SO-8, 12-Bit, 400ksps ADC with Shutdown

### **FEATURES**

- Complete 12-Bit ADC in SO-8
- Single Supply 5V or ±5V Operation
- Sample Rate: 400ksps
- Power Dissipation: 75mW (Typ)
- 72dB S/(N + D) and -80dB THD at Nyquist
- No Missing Codes over Temperature
- Nap Mode with Instant Wake-Up: 6mW
- Sleep Mode: 30µW
- High Impedance Analog Input
- Input Range (1mV/LSB): 0V to 4.096 or  $\pm 2.048$ V
- Internal Reference Can Be Overdriven Externally
- 3-Wire Interface to DSPs and Processors (SPI and MICROWIRE™ Compatible)

### **APPLICATIONS**

- High Speed Data Acquisition
- Digital Signal Processing
- Multiplexed Data Acquisition Systems
- Audio and Telecom Processing
- Digital Radio
- Spectrum Analysis
- Low Power and Battery-Operated Systems
- Handheld or Portable Instruments

## DESCRIPTION

The LTC  $^{\circ}$ 1400 is a complete 400ksps, 12-bit A/D converter which draws only 75mW from a 5V or  $\pm$  5V supplies. This easy-to-use device comes complete with a 200ns sample-and-hold and a precision reference. Unipolar and bipolar conversion modes add to the flexibility of the ADC. The LTC1400 has two power saving modes: Nap and Sleep. In Nap mode, it consumes only 6mW of power and can wake up and convert immediately. In the Sleep mode, it consumes  $30\mu W$  of power typically. Upon power-up from Sleep mode, a reference ready (REFRDY) signal is available in the serial data word to indicate that the reference has settled and the chip is ready to convert.


The LTC1400 converts 0V to 4.096V unipolar inputs from a single 5V supply and  $\pm 2.048$ V bipolar inputs from  $\pm 5$ V supplies. Maximum DC specs include  $\pm 1$ LSB INL,  $\pm 1$ LSB DNL and 45ppm/°C drift over temperature. Guaranteed AC performance includes 70dB S/(N + D) and -76dB THD at an input frequency of 100kHz, over temperature.

The 3-wire serial port allows compact and efficient data transfer to a wide range of microprocessors, microcontrollers and DSPs.


**47**, LTC and LT are registered trademarks of Linear Technology Corporation. MICROWIRE is a trademark of National Semiconductor Corp.

# TYPICAL APPLICATION

Single 5V Supply, 400kHz, 12-Bit Sampling A/D Converter



#### Power Consumption vs Sample Rate




LTC1400 • TA

# **ABSOLUTE MAXIMUM RATINGS**

(Notes 1, 2)
Supply Voltage (V <sub>CC</sub> )7V
Negative Supply Voltage (V <sub>SS</sub> )6V to GND
Total Supply Voltage (V <sub>CC</sub> to V <sub>SS</sub> )
Bipolar Operation Only 12V
Analog Input Voltage (Note 3)
Unipolar Operation $-0.3V$ to $(V_{CC} + 0.3V)$
Bipolar Operation $(V_{SS} - 0.3V)$ to $(V_{CC} + 0.3V)$
Digital Input Voltage (Note 4)
Unipolar Operation0.3V to 12V
Bipolar Operation(V <sub>SS</sub> – 0.3V) to 12V
Digital Output Voltage
Unipolar Operation $-0.3V$ to $(V_{CC} + 0.3V)$
Bipolar Operation $(V_{SS} - 0.3V)$ to $(V_{CC} + 0.3V)$
Power Dissipation500mW
Operation Temperature Range
LTC1400C0°C to 70°C
LTC1400I40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec)300°C

# PACKAGE/ORDER INFORMATION



Consult factory for PDIP packages and Military grade parts.

# POWER REQUIREMENTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{CC}$	Positive Supply Voltage (Note 6)	Unipolar		4.75		5.25	V
		Bipolar		4.75		5.25	V
$\overline{V_{SS}}$	Negative Supply Voltage (Note 6)	Bipolar Only		-2.45		-5.25	V
	Positive Supply Current	f <sub>SAMPLE</sub> = 400ksps	•		15	30	mA
		Nap Mode	•		1.0	3.0	mA
		Sleep Mode	•		5.0	20.0	μΑ
I <sub>SS</sub>	Negative Supply Current	$f_{SAMPLE} = 400 \text{ksps}, V_{SS} = -5 \text{V}$	•		0.3	0.6	mA
		Nap Mode	•		0.2	0.5	mA
		Sleep Mode	•		1	5	μΑ
$P_{D}$	Power Dissipation	f <sub>SAMPLE</sub> = 400ksps	•		75	160	mW
		Nap Mode	•		6	20	mW
		Sleep Mode	•		30	125	μW

# ANALOG INPUT (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN</sub>	Analog Input Range (Note 7)	$4.75V \le V_{CC} \le 5.25V$ (Unipolar) $4.75V \le V_{CC} \le 5.25V$ , $-5.25V \le V_{SS} \le -2.45V$ (Bipolar)	•		0 to 4.096 ±2.048		V
I <sub>IN</sub>	Analog Input Leakage Current	During Conversions (Hold Mode)	•			±1	μΑ
C <sub>IN</sub>	Analog Input Capacitance	Between Conversions (Sample Mode) During Conversions (Hold Mode)			45 5		pF pF



# **CONVERTER CHARACTERISTICS** With internal reference (Notes 5, 8)

PARAMETER	CONDITIONS	CONDITIONS				UNITS
Resolution (No Missing Codes)		•	12			Bits
Integral Linearity Error	(Note 9)	•			±1	LSB
Differential Linearity Error		•			±1	LSB
Offset Error	(Note 10)				±6	LSB
		•			±8	LSB
Full-Scale Error					±15	LSB
Full-Scale Tempco	I <sub>OUT(REF)</sub> = 0	•		±10	±45	ppm/°C

# **DYNAMIC ACCURACY** $V_{CC} = 5V$ , $V_{SS} = -5V$ , $f_{SAMPLE} = 400kHz$

SYMBOL	PARAMETER	PARAMETER CONDITIONS						
S/(N + D)	Signal-to-Noise Plus Distortion Ratio	100kHz Input Signal Commercial Industrial	•	70 72 69		dB dB		
		200kHz Input Signal			72		dB	
THD	Total Harmonic Distortion Up to 5th Harmonic	100kHz Input Signal 200kHz Input Signal	•		-82 -80	-76	dB dB	
	Peak Harmonic or Spurious Noise	100kHz Input Signal 200kHz Input Signal	•		-84 -82	-76	dB dB	
F	Intermodulation Distortion	f <sub>IN1</sub> = 99.51kHz, f <sub>IN2</sub> = 102.44kHz f <sub>IN1</sub> = 199.12kHz, f <sub>IN2</sub> = 202.05kHz			-82 -70		dB dB	
	Full Power Bandwidth				4		MHz	
	Full Linear Bandwidth (S/(N + D) ≥ 68dB)				900		kHz	

# INTERNAL REFERENCE CHARACTERISTICS (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
V <sub>REF</sub> Output Voltage	I <sub>OUT</sub> = 0		2.400	2.420	2.440	V
V <sub>REF</sub> Output Tempco	I <sub>OUT</sub> = 0	•		±10	±45	ppm/°C
V <sub>REF</sub> Line Regulation	$4.75V \le V_{CC} \le 5.25V$ $-5.25V \le V_{SS} \le 0V$			0.01 0.01		LSB/V LSB/V
V <sub>REF</sub> Load Regulation	$0 \le  I_{OUT}  \le 1$ mA			2		LSB/mA
V <sub>REF</sub> Wake-Up Time from Sleep Mode (Note 7)	C <sub>VREF</sub> = 10μF			4		ms

# **DIGITAL INPUTS AND OUTPUTS** (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$\overline{V_{IH}}$	High Level Input Voltage	V <sub>CC</sub> = 5.25V	•	2.0			V
$V_{IL}$	Low Level Input Voltage	V <sub>CC</sub> = 4.75V	•			0.8	V
I <sub>IN</sub>	Digital Input Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>	•			±10	μΑ
C <sub>IN</sub>	Digital Input Capacitance				5		pF
$V_{OH}$	High Level Output Voltage	$V_{CC} = 4.75V$ , $I_0 = -10\mu A$ $V_{CC} = 4.75V$ , $I_0 = -200\mu A$	•	4.0	4.7		V
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = 4.75V$ , $I_0 = 160\mu A$ $V_{CC} = 4.75V$ , $I_0 = 1.6mA$	•		0.05 0.10	0.4	V



# **DIGITAL INPUTS AND OUTPUTS** (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I <sub>OZ</sub>	Hi-Z Output Leakage D <sub>OUT</sub>	$V_{OUT} = 0V \text{ to } V_{CC}$	•			±10	μΑ
C <sub>OZ</sub>	Hi-Z Output Capacitance D <sub>OUT</sub> (Note 7)				15		pF
I <sub>SOURCE</sub>	Output Source Current	V <sub>OUT</sub> = 0		-10			mA
I <sub>SINK</sub>	Output Sink Current	$V_{OUT} = V_{CC}$		10			mA

# TIMING CHARACTERISTICS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SAMPLE(MAX)</sub>	Maximum Sampling Frequency	(Note 6)	•	400			kHz
t <sub>CONV</sub>	Conversion Time	f <sub>CLK</sub> = 6.4MHz	•			2.1	μS
t <sub>ACQ</sub>	Acquisition Time (Unipolar Mode) (Bipolar Mode $V_{SS} = -5V$ )	(Note 7)	•		230 200	300 270	ns ns
f <sub>CLK</sub>	CLK Frequency		•	0.1		6.4	MHz
t <sub>CLK</sub>	CLK Pulse Width	(Note 7)	•	50			ns
t <sub>WK(NAP)</sub>	Time to Wake Up from Nap Mode	(Note 7)			350		ns
t <sub>1</sub>	CLK Pulse Width to Return to Active Mode		•	50			ns
t <sub>2</sub>	CONV↑ to CLK↑ Setup Time		•	80			ns
t <sub>3</sub>	CONV↑ After Leading CLK↑		•	0			ns
t <sub>4</sub>	CONV Pulse Width	(Note 11)	•	50			ns
t <sub>5</sub>	Time from CLK↑to Sample Mode	(Note 7)			80		ns
t <sub>6</sub>	Aperture Delay of Sample-and-Hold	Jitter < 50ps (Note 7)	•		45	65	ns
t <sub>7</sub>	$\begin{array}{c} \mbox{Minimum Delay Between Conversion} & \mbox{(Unipolar Mode)} \\ & \mbox{(Bipolar Mode $V_{SS} = -5V)} \end{array}$		•		265 235	385 355	ns ns
t <sub>8</sub>	Delay Time, CLK↑ to D <sub>OUT</sub> Valid	C <sub>LOAD</sub> = 20pF	•		40	80	ns
t <sub>9</sub>	Delay Time, CLK↑to D <sub>OUT</sub> Hi-Z	C <sub>LOAD</sub> = 20pF	•		40	80	ns
t <sub>10</sub>	Time from Previous Data Remains Valid After CLK↑	C <sub>LOAD</sub> = 20pF	•	14	25		ns

The  $\bullet$  denotes specifications which apply over the full operating temperature range; all other limits and typicals  $T_A = 25^{\circ}C$ .

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to GND.

**Note 3:** When these pin voltages are taken below  $V_{SS}$  (ground for unipolar mode) or above  $V_{CC}$ , they will be clamped by internal diodes. This product can handle input currents greater than 40mA below  $V_{SS}$  (ground for unipolar mode) or above  $V_{CC}$  without latch-up.

**Note 4:** When these pin voltages are taken below  $V_{SS}$  (ground for unipolar mode), they will be clamped by internal diodes. This product can handle input currents greater than 40mA below  $V_{SS}$  (ground for unipolar mode) without latch-up. These pins are not clamped to  $V_{CC}$ .

**Note 5:**  $V_{CC} = 5V$ ,  $f_{SAMPLE} = 400$ kHz,  $t_r = t_f = 5$ ns unless otherwise specified.

Note 6: Recommended operating conditions.

Note 7: Guaranteed by design, not subject to test.

Note 8: Linearity, offset and full-scale specifications apply for unipolar and bipolar modes.

**Note 9:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.


**Note 10:** Bipolar offset is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 and 1111 1111 1111.


**Note 11:** The rising edge of CONV starts a conversion. If CONV returns low at a bit decision point during the conversion, it can create small errors. For best performance ensure that CONV returns low either within 120ns after conversion starts (i.e., before the first bit decision) or after the 14 clock cycle. (Figure 13 Timing Diagram).




# TYPICAL PERFORMANCE CHARACTERISTICS


LTC1400 • TPC01










#### Signal-to-Noise Ratio (Without Harmonics) vs Input Frequency









**Acquisition Time vs Source Impedance** 




#### Reference Voltage vs **Load Current**







#### **Supply Current vs Temperature**





### PIN FUNCTIONS

**V<sub>CC</sub>** (**Pin 1**): Positive Supply, 5V. Bypass to GND ( $10\mu F$  tantalum in parallel with  $0.1\mu F$  ceramic).

 $A_{IN}$  (Pin 2): Analog Input. 0V to 4.096V (Unipolar),  $\pm 2.048$ V (Bipolar).

 $V_{REF}$  (**Pin 3**): 2.42V Reference Output. Bypass to GND (10 $\mu$ F tantalum in parallel with 0.1 $\mu$ F ceramic).

**GND (Pin 4):** Ground. GND should be tied directly to an analog ground plane.


 $D_{OUT}$  (Pin 5): The A/D conversion result is shifted out from this pin.

**CLK (Pin 6):** Clock. This clock synchronizes the serial data transfer. A minimum CLK pulse of 50ns will cause the ADC to wake up from Nap or Sleep mode.


**CONV (Pin 7):** Conversion Start Signal. This active high signal starts a conversion on its rising edge. Keeping CLK low and pulsing CONV two/four times will put the ADC into Nap/Sleep mode.


 $V_{SS}$  (Pin 8): Negative Supply. -5V for bipolar operation. Bypass to GND with  $0.1\mu F$  ceramic.  $V_{SS}$  should be tied to GND for unipolar operation.

# **FUNCTIONAL BLOCK DIAGRAM**



# **TEST CIRCUITS**





LTC1400 • TC01

#### **Conversion Details**

The LTC1400 uses a successive approximation algorithm and an internal sample-and-hold circuit to convert an analog signal to a 12-bit serial output based on a precision internal reference. The control logic provides easy interface to microprocessors and DSPs through 3-wire connections.

A rising edge on the CONV input starts a conversion. At the start of a conversion the successive approximation register (SAR) is reset. Once a conversion cycle has begun it cannot be restarted.

During conversion, the internal 12-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 1, the A<sub>IN</sub> input connects to the sample-and-hold capacitor during the acquired phase and the comparator offset is nulled by the feedback switch. In this acquire phase, it typically takes 200ns for the sample-and-hold capacitor to acquire the analog signal. During the convert phase, the comparator feedback switch opens, putting the comparator into the compare mode. The input switches connect C<sub>SAMPLE</sub> to ground, injecting the analog input charge onto the summing junction. This input charge is successively compared with the binary-weighted charges supplied by the capacitive DAC. Bit decisions are made by the high speed comparator. At the end of a conversion, the DAC output balances the AIN input charge. The SAR contents (a 12-bit data word) which represent the input voltage, are output through the serial pin  $D_{OUT}$ .




Figure 1. A<sub>IN</sub> Input

#### **Dynamic Performance**

The LTC1400 has excellent high speed sampling capability. FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. Figure 2a shows a typical LTC1400 FFT plot.

#### Signal-to-Noise Ratio

The signal-to-noise plus distortion ratio [S/(N + D)] is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. The output is band limited to frequencies from DC to half the sampling frequency. Figure 2a shows a typical spectral content with a 400kHz sampling rate and a 100kHz input. The dynamic performance is excellent for input frequencies up to the Nyquist limit of 200kHz as shown in Figure 2b.




Figure 2a. LTC1400 Nonaveraged, 4096 Point FFT Plot with 100kHz Input Frequency in Bipolar Mode

#### **Effective Number of Bits**

The effective number of bits (ENOBs) is a measurement of the effective resolution of an ADC and is directly related to the S/(N + D) by the equation:

$$N = \frac{S/(N+D) - 1.76}{6.02}$$




Figure 2b. LTC1400 Nonaveraged, 4096 Point FFT Plot with 200kHz Input Frequency in Bipolar Mode

where N is the effective number of bits of resolution and S/(N + D) is expressed in dB. At the maximum sampling rate of 400kHz, the LTC1400 maintains very good ENOBs up to the Nyquist input frequency of 200kHz (refer to Figure 3).




Figure 3. Effective Bits and Signal-to-Noise + Distortion vs Input Frequency in Bipolar Mode

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half of the sampling frequency. THD is expressed as:

THD = 
$$20log \frac{\sqrt{V2^2 + V3^2 + V4^2 + ...Vn^2}}{V1}$$

where V1 is the RMS amplitude of the fundamental frequency and V2 through Vn are the amplitudes of the second through nth harmonics. THD vs input frequency is shown in Figure 4. The LTC1400 has good distortion performance up to the Nyquist frequency and beyond.




Figure 4. Distortion vs Input Frequency in Bipolar Mode

#### Intermodulation Distortion

If the ADC input signal consists of more than one spectral component, the ADC transfer function nonlinearity can produce intermodulation distortion (IMD) in addition to THD. IMD is the change in one sinusoidal input caused by the presence of another sinusoidal input at a different frequency.

If two pure sine waves of frequencies fa and fb are applied to the ADC input, nonlinearities in the ADC transfer function can create distortion products at sum and difference frequencies of mfa  $\pm$  nfb, where m and n = 0, 1, 2, 3, etc. For example, the 2nd order IMD terms include (fa + fb) and (fa – fb) while the 3rd order IMD terms includes (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb). If the two input sine waves are equal in magnitude, the value (in decibels) of the 2nd order IMD products can be expressed by the following formula.

$$IMD(fa \pm fb) = 20log \frac{Amplitude at (fa \pm fb)}{Amplitude at fa}$$






Figure 5. Intermodulation Distortion Plot in Bipolar Mode

Figure 5 shows the IMD performance at a 100kHz input.

#### **Peak Harmonic or Spurious Noise**

The peak harmonic or spurious noise is the largest spectral component excluding the input signal and DC. This value is expressed in decibels relative to the RMS value of a full-scale input signal.

#### **Full Power and Full Linear Bandwidth**

The full power bandwidth is the input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full-scale input signal.

The full linear bandwidth is the input frequency at which the S/(N+D) has dropped to 68dB (11 effective bits). The LTC1400 has been designed to optimize input bandwidth, allowing the ADC to undersample input signals with frequencies above the converter's Nyquist Frequency. The noise floor stays very low at high frequencies; S/(N+D) becomes dominated by distortion at frequencies far beyond Nyquist.

### **Driving the Analog Input**

The analog input of the LTC1400 is easy to drive. It draws only one small current spike while charging the sample-and-hold capacitor at the end of a conversion. During conversion, the analog input draws only a small leakage current. The only requirement is that the amplifier driving the analog input must settle after the small current spike before the next conversion starts. Any op amp that settles

in 200ns to small load current transient will allow maximum speed operation. If a slower op amp is used, more settling time can be provided by increasing the time between conversions. Suitable devices capable of driving the ADC's  $A_{IN}$  input include the LT  $^{\odot}$  1360 and the LT1363 op amps.

LTC1400 comes with a built-in unipolar/bipolar detection circuit. If  $V_{SS}$  potential is forced below GND, the internal circuitry will automatically switch to bipolar mode.

The following list is a summary of the op amps that are suitable for driving the LTC1400, more detailed information is available in the Linear Technology databooks and the LinearView<sup>™</sup> CD-ROM.

**LT 1215/LT1216:** Dual and quad 23MHz,  $50V/\mu s$  single supply op amps. Single 5V to  $\pm 15V$  supplies, 6.6mA specifications, 90ns settling to 0.5LSB.

**LT1223:** 100MHz video current feedback amplifier.  $\pm 5V$  to  $\pm 15V$  supplies, 6mA supply current. Low distortion up to and above 400kHz. Low noise. Good for AC applications.

**LT1227:** 140MHz video current feedback amplifier.  $\pm 5V$  to  $\pm 15V$  supplies, 10mA supply current. Lowest distortion at frequencies above 400kHz. Low noise. Best for AC applications.

**LT1229/LT1230:** Dual and quad 100MHz current feedback amplifiers.  $\pm 2V$  to  $\pm 15V$  supplies, 6mA supply current each amplifier. Low noise. Good AC specs.

**LT1360:** 37MHz voltage feedback amplifier.  $\pm 5V$  to  $\pm 15V$  supplies. 3.8mA supply current. Good AC and DC specs. 70ns settling to 0.5LSB.

**LT1363:** 50MHz,  $450V/\mu s$  op amps.  $\pm 5V$  to  $\pm 15V$  supplies. 6.3mA supply current. Good AC and DC specs. 60ns settling to 0.5LSB.

**LT1364/LT1365:** Dual and quad 50MHz,  $450V/\mu s$  op amps.  $\pm 5V$  to  $\pm 15V$  supplies, 6.3mA supply current per amplifier. 60ns settling to 0.5LSB.

#### **Internal Reference**

The LTC1400 has an on-chip, temperature compensated, curvature corrected, bandgap reference, which is factory



trimmed to 2.42V. It is internally connected to the DAC and is available at Pin 3 to provide up to 1mA of current to an external load. For minimum code transition noise, the reference output should be decoupled with a capacitor to filter wideband noise from the reference (10µF tantalum in parallel with a  $0.1\mu F$  ceramic). The  $V_{RFF}$  pin can be driven with a DAC or other means to provide input span adjustment in bipolar mode. The V<sub>RFF</sub> pin must be driven to at least 2.45V to prevent conflict with the internal reference. The reference should not be driven to more than 5V. Figure 6 shows an LT 1306 op amp driving the reference pin. Figure 7 shows a typical reference, the LT1019A-5 connected to the LTC1360. This will provide an improved drift (equal to the maximum 5ppm/°C of the LT1019A-5) and a  $\pm 4.231V$  full scale. If  $V_{REF}$  is forced lower than 2.42V, the REFRDY bit in the serial data output will be forced to low.




Figure 6. Driving the V<sub>REF</sub> with the LT1360 Op Amp




Figure 7. Supplying a 5V Reference Voltage to the LTC1400 with the LT1019A-5

#### UNIPOLAR / BIPOLAR OPERATION AND ADJUSTMENT

Figure 8 shows the ideal input/output characteristics for the LTC1400. The code transitions occur midway between successive integer LSB values (i.e., 0.5LSB, 1.5LSB, 2.5LSB, ... FS-1.5LSB). The output code is natural binary with 1LSB = 4.096/4096 = 1mV. Figure 9 shows the input/output transfer characteristics for the bipolar mode in two's complement format.




Figure 8. LTC1400 Unipolar Transfer Characteristics




Figure 9. LTC1400 Bipolar Transfer Characteristics

### Unipolar Offset and Full-Scale Error Adjustments

In applications where absolute accuracy is important, offset and full-scale errors can be adjusted to zero. Figure 10a shows the extra components required for full-scale




Figure 10a. LTC1400 Full-Scale Adjust Circuit




Figure 10b. LTC1400 Offset and Full-Scale Adjust Circuit




Figure 10c. LTC1400 Bipolar Offset and Full-Scale Adjust Circuit

error adjustment. Figure 10b shows offset and full-scale adjustment. Offset error must be adjusted before full-scale error. Zero offset is achieved by applying 0.5mV (i.e., 0.5LSB) at the input and adjusting the offset trim until the LTC1400 output code flickers between 0000 0000 0000 and 0000 0000 0001. For zero full-scale error, apply an analog input of 4.0945V (FS - 1.5LSB or last code transition) at the input and adjust R5 until the LTC1400 output code flickers between 1111 1111 1111 1111.

#### **Bipolar Offset and Full-Scale Error Adjustments**

Bipolar offset and full-scale errors are adjusted in a similar fashion to the unipolar case. Bipolar offset error adjustment is achieved by applying an input voltage of -0.5mV (-0.5LSB) to the input in Figure 10c and adjusting the op amp until the ADC output code flickers between 0000 0000 0000 and 1111 1111 1111. For full-scale adjustment, an input voltage of 2.0465V (FS -1.5LSBs) is applied to the input and R5 is adjusted until the output code flickers between 0111 1111 1110 and 0111 1111 1111.

#### **BOARD LAYOUT AND BYPASSING**

To obtain the best performance from the LTC1400, a printed circuit board is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC. The analog input should be screened by GND.

High quality tantalum and ceramic bypass capacitors should be used at the  $V_{CC}$  and  $V_{REF}$  pins as shown in the Typical Application on the first page of this data sheet. For the bipolar mode, a  $0.1\mu F$  ceramic provides adequate bypassing for the  $V_{SS}$  pin. For optimum performance, a  $10\mu F$  surface mount AVX capacitor with a  $0.1\mu F$  ceramic is recommended for the  $V_{CC}$  and  $V_{REF}$  pins. The capacitors must be located as close to the pins as possible. The traces connecting the pins and the bypass capacitors must be kept short and should be made as wide as possible. In unipolar mode operation,  $V_{SS}$  should be isolated from any noise source before shorting to the GND pin.



Input signal leads to  $A_{IN}$  and signal return leads from GND (Pin 4) should be kept as short as possible to minimize noise coupling. In applications where this is not possible, a shielded cable between source and ADC is recommended. Also, since any potential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedance as much as possible.




Figure 11. Power Supply Connection


Figure 11 shows the recommended system ground connections. All analog circuitry grounds should be termi-

nated at the LTC1400 GND pin. The ground return from the LTC1400 Pin 4 to the power supply should be low impedance for noise free operation. Digital circuitry grounds must be connected to the digital supply common.

In applications where the ADC data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get errors in the conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a Wait state during conversion or by using three-state buffers to isolate the ADC data bus.

#### **Power-Down Mode**

Upon power-up, the LTC1400 is initialized to the active state and is ready for conversion. However, the chip can be easily placed into the Nap or Sleep mode by exercising the right combination of CLK and CONV signal. In the Nap mode all power is off except the internal reference, which is still active and provides 2.42V output voltage to the other circuitry. In this mode, the ADC draws only 6mW of power instead of 75mW (for minimum power, the logic inputs must be within 500mV of the supply rails). The wake-up time from the Nap mode to the active mode is



NOTE: NAP AND SLEEP ARE INTERNAL SIGNALS. REFRDY APPEARS AS A BIT IN THE  $D_{\mbox{\scriptsize OUT}}$  WORD.

Figure 12. Nap Mode and Sleep Mode Waveforms

350ns. In the Sleep mode, power consumption is reduced to a minimum by cutting off the supply to all internal circuitry including the reference. Figure 12 shows the ways to power down the LTC1400. The chip can enter the Nap mode by keeping the CLK signal low and pulsing the CONV signal twice. For Sleep mode operation, CONV signal should be activated four times while CLK is kept low.

The LTC1400 can be returned to active mode easily. The rising edge of CLK will wake-up the LTC1400. During the transition from Sleep mode to active mode, the  $V_{REF}$  voltage ramp-up time is a function of the loading conditions. With a  $10\mu F$  bypass capacitor, the wake-up time from Sleep mode is typically 4ms. A REFRDY signal will be activated once the reference has settled and is ready for an A/D conversion. This REFRDY bit is output to the  $D_{OUT}$  pin before the rest of the A/D converted code.

#### **DIGITAL INTERFACE**

The digital interface requires only three digital lines. CLK and CONV are both inputs, and the  $D_{OUT}$  output provides the conversion result in serial form.

Figure 13 shows the digital timing diagram of the LTC1400 during the A/D conversion. The CONV rising edge starts the conversion. Once initiated, it can not be restarted until the conversion is completed. If the time from CONV signal to CLK rising edge is less than  $t_{2,}$  the digital output will be delayed by one clock cycle.

The digital output data is updated on the rising edge of the CLK line.  $D_{OUT}$  data should be captured by the receiving system on the rising CLK edge. Data remains valid for a minimum time of  $t_{10}$  after the rising CLK edge to allow capture to occur.




Figure 13. ADC Digital Timing Diagram






Figure 14. CLK to D<sub>OUT</sub> Delay




Hardware Interface to TMS320C50's TDM Serial Port (Frame Sync is Generated from TFSX)




Logic Analyzer Waveforms Show  $3.2\mu s$  Throughput Rate (Input Voltage = 3.046V, Output Code =  $1011\ 1110\ 0110 = 3046_{10}$ )



Data from LTC1400 Loaded into TMS320C50's TRCV Register



Data Stored in TMS320C50's Memory (in Right Justified Format)




#### TMS320C50 Code for Circuit

		LTC1400 INTERFACE TO TMS320C50 S GENERATED FROM TFSX	*Start Se
*Initialization* .mmregs ; Initialized data memor	y to zero	; Defines global symbolic names	SPLK CLR( CLR(
.ds 0F00 DATA0 .word 0 DATA1 .word 0		; Initialize data to zero ; Begin sample data location : .	MAR LAR
DATA2 .word 0 DATA3 .word 0 DATA4 .word 0		; Location of data ; .	WAIT:
DATA5 .word 0 ; Set up the ISR vector		; End sample data location	SACL B
	Ah EIVE NSMIT	; Serial ports interrupts ; OA; ; OC;	; *Receive
trnt: B TRECT TRACT TRAC	0	; 0E; ; 10;	TREC: LAMI SFR SFR AND
*TMS32C050 Initialization SETC INTM LDP #0 OPL #0834h, PMST	; Tempo ; Set dat	rarily disable all interrupts a page pointer to zero the PMST status and control register	SACL
LACC #0 SAMM CWSR SAMM PDWSR	; Set sof ;	tware wait state to 0	SUB BCNI
*Configure Serial Port* SPLK #0038h, TSPC	; TDM = ; DLB=0 ; F0=0 1 ; FSM=1 ; MCM= ; TXM=1 ; Put sei	M Serial Port 0 Stand Alone mode Not loop back 6 Bits Burst Mode 1 CLKX is generated internally FSX as output pin rial port into reset =RRST=0)	SPLK RETE *After OI END_TR SPLK CLRO SUCCES B
SPLK #00F8h, TSPC  SPLK #0FFFFh, IFR	; (XRST	erial Port out of reset =RRST=1) II the pending interrupts	*Fill the TTRANX RETE
			RECEIVE


*Start Ser	rial Communicatio	n*
	TDXR	; Generate frame sync pulse
	#040h, IMR	; Turn on TRNT receiver interrupt
	,	•
	INTM	; Enable interrupt
CLRC	SXIVI	; For Unipolar input, set for right shift
		; with no sign extension
MAR	*AR7	; Load the auxiliary register pointer with seven
LAR	AR7, #0F00h	; Load the auxiliary register seven with #0F00h
	,	; as the begin address for data storage
WAIT:	NOP	; Wait for a receive interrupt
WAII.	NOP	. Walt for a receive interrupt
	-	,
0.4.01	NOP	)
	TDXR	; !! regenerate the frame sync pulse
В	WAIT	,
;	- end of main pro	gram ;
*Receiver	Interrupt Service	Routine*
TREC:		
-	I TRCV	: Load the data received from LTC1400
SFR	TINOV	•
		; Shift right two times
SFR	#4 FFF! 0	, ,
AND	#1FFFh, 0	; ANDed with #1FFFh
		; For converting the data to right
		; justified format
		•
SACL	*+, 0	; Write to data memory pointed by AR7 and
		; increase the memory address by one
LACC	AR7	
	#0F05h.0	; Compare to end sample address #0F05h
		; If the end sample address has exceeded jump
DONE	LIND_ITTOV, GLQ	to END_TRCV
CDL I/	#040b IMD	; Else Re-enable the TRNT receive interrupt
	#040h, IMR	
RETE		; Return to main program and enable interrupt
*After Ob	tained the Data fro	om LTC1400, Program Jump to END_TRCV*
END_TRC		
	#002h, IMR	; Enable INT2 for program to halt
	INTM	, p g
SUCCESS		
B	SUCCESS	
	nused Interrupt w	vith RETE, to avoid program get "lost"*
TTRANX:		
RETE		
RECEIVE:		
RETE		
TRANSMI	T·	
RETE		
INT2:		
		· Halta the rupping CDII
B halt		; Halts the running CPU




LTC1400 Interface to ADSP2181's SPORTO (Frame Sync is Generated from RFS0)



Logic Analyzer Waveforms Show 2.88 \( \mu \)s Throughput Rate (Input Voltage = 2.240V, Output Code = 1000 1100 0000 = 2240 10)



#### Data from LTC1400 (Normal Mode)



#### Data Stored in ADSP2181's Memory (Normal Mode, SLEN = D)

0	0	0	RDY	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	]
---	---	---	-----	-----	-----	----	----	----	----	----	----	----	----	----	----	---

LTC1400 • TA05d

#### ADSP2181 Code for Circuit


# THIS PROGRAM DEMONSTRATES LTC1400 INTERFACE TO ADSP-2181 FRAME SYNC PULSE IS GENERATED FROM RFS0

```
/*Section 1: Initialization*/
.module/ram/abs = 0 adspltc; /*define the program module*/
   jump start;
                         /*jump over interrupt vectors*/
   nop; nop; nop;
   rti; rti; rti; rti;
                         /*code vectors here upon IRQ2 int*/
                         /*code vectors here upon IRQL1 int*/
   rti: rti: rti: rti:
   rti; rti; rti; rti;
                         /*code vectors here upon IRQL0 int*/
   rti; rti; rti; rti;
                         /*code vectors here upon SPORTO TX int*/
   ax0 = rx0;
                         /*Section 5*/
   dm (0x2000) = ax0; /*begin of SPORT0 receive interrupt*/
   rti:
                         /*end of SPORT0 receive interrupt*/
   rti; rti; rti; rti;
                         /*code vectors here upon /IRQE int*/
                         /*code vectors here upon BDMA interrupt*/
   rti; rti; rti; rti;
                         /*code vectors here upon SPORT1 TX (IRQ1) int*/
   rti; rti; rti; rti;
   rti: rti: rti: rti:
                         /*code vectors here upon SPORT1 RX (IRQ0) int*/
                         /*code vectors here upon TIMER int*/
   rti; rti; rti; rti;
                         /*code vectors here upon POWER DOWN int*/
   rti; rti; rti; rti;
/*Section 2: Configure SPORTO*/
/*to configure SPORT0 control reg*/
                         /*SPORTO address = 0X3FF6*/
                         /*RFS is used for frame sync generation*/
                         /*RFS0 is internal, TFS is not use*/
                         /*bit 0-3 = Slen*/
                         /*F = 15 = 1111*/
                         /*E = 14 = 1110*/
                         /*D = 13 = 1101*/
                         /*bit 4,5 data type right justified zero filled MSB*/
                         /*bit 6 INVRFS = 0*/
                         /*bit 7 INVTFS = 0*/
                         /*bit 8 IRFS=1 receive internal frame svnc*/
                         /*bit 9,10,11 are for TFS (don't care)*/
                         /*bit 12 TFSW=1 receive is Normal mode*/
                         /*bit 13 RTFS=1 receive is framed mode*/
                         /*bit 14 ISCLK internal = 1*/
                         /*bit 15 multichannel mode = 0*/
   ax0 = 0x6B0D;
                         /*normal mode, bit12=0*/
                         /*if alternate mode bit12=1, ax0=0x7F0E*/
   dm (0x3FF6) = ax0;
```

```
/*Section 3: configure CLKDIV and RFSDIV, setup interrupts*/
/*to configure CLKDIV reg*/
   ax0 = 2;
   dm(0x3FF5) = ax0;
                        /*set the serial clock divide modulus reg
                        SCLKDIV*/
                        /*the input clock frequency = 16.67MHz*/
                        /*CLKOUT frequency = 2x = 33MHz*/
                        /*SCLK= 1/2*CLKOUT*1/(SCLKDIV+1)*/
                        /*for SCLKDIV = 2, SCLK = 33/6 = 5.5MHz*/
/*to Configure RFSDIV*/
   ax0 = 15:
                        /*set the RFSDIV reg = 15*/
                        /*=> the frame sync pulse for every 16 SCLK*/
                        /*if frame sync pulse in every 15 SCLK, ax0=14*/
   dm(0x3FF4) = ax0;
/*to setup interrupt*/
   ifc= 0x0066;
                        /*clear any extraneous SPORT interrupts*/
   icntl= 0;
                        /*IRQXB = level sensitivity*/
                        /*disable nesting interrupt*/
                        /*bit 0 = timer int = 0*/
   imask= 0x0020:
                        /*bit 1 = SPORT1 or IRQ0B int = 0*/
                        /*bit 2 = SPORT1 or IRQ1B int = 0*/
                        /*bit 3 = BDMA int = 0*/
                        /*bit 4 = IRQEB int = 0*/
                        /*bit 5 = SPORT0 receive int = 1*/
                        /*bit 6 = SPORT0 transmit int = 0*/
                        /*bit 7 = IRQ2B int = 0*/
                        /*enable SPORT0 receive interrupt*/
/*Section 4: Configure System Control Register and Start Communication*/
/*to configure system control reg*/
   ax0 = dm(0x3FFF);
                          /*read the system control reg*/
   ay0 = 0xFFF0;
   ar = ax0 AND ay0;
                          /*set wait state to zero*/
   av0 = 0x1000:
   ar = ar OR ay0;
                          /*bit12 = 1, enable SPORTO*/
   dm(0x3FFF) = ar;
/*frame sync pulse regenerated automatically*/
   cntr = 5000:
do waitloop until ce;
   nop;
   nop;
   nop;
   nop;
   nop;
   nop;
waitloop: nop;
   rts:
.endmod;
```




# Quick Look Circuit for Converting Data to Parallel Format




# PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.


### S8 Package 8-Lead Plastic Small Outline (Narrow 0.150)

(LTC DWG # 05-08-1610)






- \*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- \*\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE






#### LTC1400 Interface to TMS320C50



#### LTC1400 Interface to ADSP2181



# **RELATED PARTS**

#### 12-Bit Parallel Output ADCs

PART NUMBER	SAMPLE RATE	POWER DISSIPATION	DESCRIPTION
LTC1272	250ksps	75mW	Single 5V, 7572 Upgrade
LTC1273/LTC1275/LTC1276	300ksps	75mW	With Clock and Reference
LTC1274/LTC1277	100ksps	10mW	Low Power ADCs with 1µA Shutdown
LTC1278/LTC1279	500/600ksps	75mW	70dB at Nyquist, Low Power, Single 5V
LTC1282	140ksps	12mW	3V or ±3V ADC with Clock and Reference
LTC1410	1.25Msps	150mW	71dB at Nyquist, Differential Input

#### 12-Bit Serial Output ADCs

PART NUMBER	V <sub>CC</sub>	SAMPLE RATE	POWER DISSIPATION	DESCRIPTION
LTC1285/LTC1288	3V	7.5/6.6ksps	0.48mW	3V, One or Two Input, Micropower, SO-8
LTC1286/LTC1298	5V	12.5/11.1ksps	1.25mV	One or Two Input, Micropower, SO-8
LTC1290	5/±5V	50ksps	30mW	8 Input, Full-Duplex Serial I/O
LTC1296	5/±5V	46.5ksps	30mW	8 Input, Half-Duplex Serial I/O, Power Shutdown Output