

REMOTE CONTROL ENCODER/DECODER CIRCUITS


- M145026 ENCODER
- M145027/M145028 DECODERS
- MAY BE ADDRESSED IN EITHER BINARY OR TRINARY
- TRINARY ADDRESSING MAXIMIZES NUMBER OF CODES
- INTERFACES WITH RF, ULTRASONIC, OR INFRARED TRANSMISSION MEDIAS
- DOUBLE TRANSMISSIONS FOR ERROR CHECKING
- 4.5V TO 18V OPERATION
- ON-CHIP R/C OSCILLATOR, NO CRYSTAL REQUIRED
- HIGH EXTERNAL COMPONENT TOLERANCE, CAN USE 5% COMPONENTS
- STANDARD CMOS B-SERIES INPUT AND OUTPUT CHARACTERISTICS
- APPLICATIONS INCLUDE GARAGE DOOR OPENERS, REMOTE CONTROLLED TOYS, SECURITY MONITORING, ANTITHEFT SYSTEMS, LOW END DATA TRANSMISSIONS, WIRE LESS TELEPHONES

The M145026 encodes nine bits of information and serially transmits this information upon receipt of a transmit enable, $\overline{TE}$, (active low) signal. Nine inputs may be encoded with trinary

data (0, 1, open) to allow 3^9 (19,683) different codes.

Two decoders are presently available. Both use the same transmitter - the M145026. The decoders will receive the 9-bit word and will interpret some of the bits as address codes and some as data. The M145028 treats all nine bits as address. If no errors are received, the M145027 outputs the four data bits when the transmitter sends address codes that match that of the receiver. A valid transmission output goes high on both decoders when they recognize an address that matches that of the decoder. Other receivers can be produced with different address/data ratios.


All the devices are available in 16 lead plastic package.



DIP-16 Plastic
(0.25)

ORDER CODE: M145026 B1
M145027 B1
M145028 B1

CONNECTION DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

V_{DD}	DC Supply Voltage	-0.5 to +18	V
V_I	Input Voltage, All Inputs	-0.5 to V_{DD} +0.5	V
I_I	DC Current Drain Per Pin	10	mA
T_{stg}	Storage Temperature Range	-65 to +150	°C
T_{op}	Operating Temperature Range	-40 to +85	°C

Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, $T_{amb} = 25^\circ\text{C}$)

Parameter		VDD	Min	Typ	Max	Unit
t_{TLH} t_{THL}	Output Rise and Fall Time	5	—	100	200	ns
		10	—	50	100	
		15	—	40	80	
t_{TLH} t_{THL}	Data In Rise and Fall Time (M145027, M145028)	5	—	—	15	μ s
		10	—	—	15	
		15	—	—	15	
f_{CL}	Encoder Clock Frequency	5	0	—	2	MHz
		10	0	—	5	
		15	0	—	5	
f_{CL}	Maximum Decoder Frequency (Referenced to Encoder Clock) (See Figure 9)	5	—	—	240	kHz
		10	—	—	410	
		15	—	—	450	
t_{WL}	$\overline{TE}$ Pulse Width	5	65	—	—	ns
		10	30	—	—	
		15	20	—	—	
System Propagation Delay ($\overline{TE}$ to Valid Transmission)		—	—	182	—	Clock Cycles
Tolerance on Timing Components (Δ RTC + Δ CTC + Δ R1 + Δ C1) (Δ R2 + Δ C2)		—	—	—	±25 ±25	% %

ELECTRICAL CHARACTERISTICS

Parameter	V _{DD} V	-40° C		25° C			+85° C		Unit
		Min	Max	Min	Typ	Max	Min	Max	
V _{OL} Output Voltage V _I = V _{DD} or 0 "0" Level	5	—	0.05	—	0	0.05	—	0.05	V
	10	—	0.05	—	0	0.05	—	0.05	
	15	—	0.05	—	0	0.05	—	0.05	
V _{OH} V _I = 0 or V _{DD} "1" Level	5	4.95	—	4.95	5	—	4.95	—	V
	10	9.95	—	9.95	10	—	9.95	—	
	15	14.95	—	14.95	15	—	14.95	—	
V _{IL} Input Voltage (V _O = 4.5 or 0.5V) (V _O = 0.9 or 1V) (V _O = 13.5 or 1.5V) "0" Level	5	—	1.5	—	2.25	1.5	—	1.5	V
	10	—	3	—	4.50	3	—	3	
	15	—	4	—	6.25	4	—	4	
V _{IH} (V _O = 0.5 or 4.5V) (V _O = 1.0 or 9V) (V _O = 1.5 or 13.5V) "1" Level	5	3.5	—	3.5	2.75	—	3.5	—	V
	10	7	—	7	5.50	—	7	—	
	15	11	—	11	8.25	—	11	—	
I _{OH} Output Drive Current (V _{OH} = 2.5V) (V _{OH} = 4.6V) (V _{OH} = 9.5V) (V _{OH} = 13.5V) Source	5	-2.5	—	-2.1	-4.2	—	-1.7	—	mA
	5	-0.52	—	-0.44	-0.88	—	-0.36	—	
	10	-1.3	—	-1.1	-2.25	—	-0.9	—	
	15	-3.6	—	-3	-8.8	—	-2.4	—	
I _{OL} (V _{OL} = 0.4V) (V _{OL} = 0.5V) (V _{OL} = 1.5V) Sink	5	0.52	—	0.44	0.88	—	0.36	—	mA
	10	1.3	—	1.1	2.25	—	0.9	—	
	15	3.6	—	3	8.8	—	2.4	—	
I _I Input Current TE (M145026, Pullup Device)	5	—	—	3	4	7	—	—	μA
	10	—	—	16	20	26	—	—	
	15	—	—	35	45	55	—	—	
I _I Input Current RS (M145026) Data In (M145027, M145028)	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μA
I _I Input Current A1/D1-A9/D9 (M145026) A1-A5 (M145027) A1-A9 (M145028)	5	—	—	—	±55	±80	—	—	μA
	10	—	—	—	±300	±340	—	—	
	15	—	—	—	±650	±725	—	—	
C _I Input Capacitance (V _I = 0)	—	—	—	—	5	7.5	—	—	pF
I _{DD} Quiescent Current - M145026	5	—	—	—	0.0050	0.10	—	—	μA
	10	—	—	—	0.0100	0.20	—	—	
	15	—	—	—	0.0150	0.30	—	—	
I _{DD} Quiescent Current M145027, M145028	5	—	—	—	30	50	—	—	μA
	10	—	—	—	60	100	—	—	
	15	—	—	—	90	150	—	—	
I _T Total Supply Current M145026 (f _{CL} = 20 kHz)	5	—	—	—	100	200	—	—	μA
	10	—	—	—	200	400	—	—	
	15	—	—	—	300	600	—	—	
I _T Total Supply Current M145027, M145028 (f _{CL} = 20 kHz)	5	—	—	—	200	400	—	—	μA
	10	—	—	—	400	800	—	—	
	15	—	—	—	600	1200	—	—	

OPERATING CHARACTERISTICS

M145026

The encoder will serially transmit nine bits of trinary data as defined by the state of the A1/D1-A9/D9 input pins. These pins can be in either of three states (0, 1, open) allowing $3^9 = 19683$ possible codes. The transmit sequence will be initiated by a low level of the $\overline{TE}$ input pin. Each time the $\overline{TE}$ input is forced low the encoder will output two identical data words. This redundant information is used by the receiver to reduce errors. If the $\overline{TE}$ input is kept low, the encoder will continuously transmit the data words. The transmitted words are self-completing (two words will be transmitted for each $\overline{TE}$ pulse).

Each transmitted data bit is encoded into two data pulses. A logic zero will be encoded as two consecutive short pulses, a logic one by two consecutive long pulses, and an open as a long pulse followed by a short pulse. The input state is determined by using a weak output device to try to force each input first low, then high. If only a high state results from the two tests, the input is assumed to be hard wired to V_{DD} . If only a low state is obtained, the input is assumed to be hard wired to V_{SS} . If both a high and a low can be forced at an input, it is assumed to be open and is encoded as such.

The transmit sequence is enabled by a logic zero on the $\overline{TE}$ input. This input has an internal pullup device so that a simple switch may be used to force the input low. While $\overline{TE}$ is high the encoder is completely disabled, the oscillator is inhibited and the current drain is reduced to quiescent current. When $\overline{TE}$ is brought low, the oscillator is started, and an internal reset is generated to initialize the transmit sequence. Each input is then sequentially selected and a determination is made as to input logic state. This information is serially transmitted via the Data Out output pin.

M145027

The decoder will receive the serial data from the encoder, check it for errors and output data if valid. The transmitted data consisting of two identical data words is examined bit by bit as it is received. The first five bits are assumed to be address bits and must be encoded to match the address inputs at the receiver. If the address bits match, the next four (data) bits are stored and compared to the last valid data stored. If this data matches, the VT pin will go high on the 2nd rising edge of the 9th bit of the first word. Between the two data words no signal is sent for three data bit times. As the second encoded word is received, the address must again match, and if it does, the data bits are checked against the previously stored data bits. If the two words of data (four bits each) match, the data is transferred to the output data latches and will remain until new data replaces it. At the same time, the Valid Transmission output pin is brought high and will remain high until an error is received or until no input signal is received for four data bit times.

Although the address information is encoded in trinary fashion, the data information must be either a one or a zero. A trinary (open) will be decoded as a logic one.

M145028

This receiver operates in the same manner as the M145027 except that nine address bits are used and no data output is available. The Valid Transmission output is used to indicate that a valid signal has been received.

Although address information normally is encoded in trinary, the designer should be aware that, for the M145028, the ninth address bit (A9) must be either a one or a zero. This part, therefore, can accept only $2 \times 3^8 = 13,122$ different codes. A trinary (open) A9 will be interpreted as a logic 1. However if the transmitter sends a trinary (or logic 1) and the receiver address is a logic 1 (or trinary) respectively, the valid transmission output will be shortened to the $R1 \times C1$ time constant.

DOUBLE TRANSMISSION DECODING

Although the encoder sends two words for error checking, a decoder does not necessarily wait for two transmitted words to be received before issuing a valid transmission output. Refer to the flowcharts in Figure 7 and 8.

Fig. 1 - Encoder block diagram M145026




Fig. 2 - Decoder block diagram M145027





Fig. 3 – Decoder block diagram M145028



S - 6177

PIN DESCRIPTION

M145026 ENCODER

A1/D1–A9/D9

These inputs will be encoded and the data serially output from the encoder.

 V_{SS}

The most negative supply (usually ground).

RS, CTC, RTC

These pins are part of the oscillator section of the encoder. If an external signal source is used instead of the internal oscillator it should be connected to the RS input and the RTC and CTC pins should be left open.

TE

This Transmit-Enable (active low) input will initiate transmission when forced low. A pullup device will keep this input high normally.

Data Out

This is the output of the encoder that will present the serially encoded signals.

 V_{DD}

The most positive supply.

M145027/M145028 DECODERS

A1-A5 (M145027) / A1-A9 (M145028)

These are the address inputs that must match the encoder inputs A1/D1–A5/D5 in the case of M145027 or A1/D1–A0/D9 in the case of M145028, in order for the decoder to output data.

D6-D9 (M145027)

These outputs will give the information that is presented to the encoder inputs A6/D6-A9/D9.

Note: Only binary data will be acknowledged, a trinary open will be decoded as logic one.

R1, C1

These pins accept a resistor and capacitor that are used to determine whether a narrow pulse or a wide pulse has been encoded. The time constant $R1 \times C1$ should be set to 1.72 transmit clock periods. $R1C1 = 3.95 \text{ RTC} \times \text{CTC}$.

R2/C2

This pin accepts a resistor to V_{SS} and a capacitor to V_{SS} that are used to detect both the end of an encoded word and the end of transmission. The time constant $R2 \times C2$ should be 33.5 transmit clock periods (four data bit periods). This time constant is used to determine that the Data In input has remained low for four data bit times (end of transmission). A separate comparator looks at a voltage equivalent two data bit times ($0.4 R2C2$) to detect the dead time between transmitted words.

$R2C2 = 77 \times \text{RTC} \times \text{CTC}$.

Valid Transmission, VT

This output will go high when the following conditions are satisfied:

1. the transmitted address matches the receiver address, and
2. the transmitted data matches the last valid data received (M145028 only).

VT will remain high until either a mismatch is received, or no input signal is received for four data data bit times.

 V_{DD}

The most positive supply

 V_{SS}

The most negative supply (usually ground).

Figure 4 - Encoder Oscillator Information

This oscillator will operate at a frequency determined by the external RC network; i.e.,

$$f \cong \frac{1}{2.3 \times \text{RTC} \times \text{CTC}} \text{ (Hz)}$$

$$\text{for } 1 \text{ kHz} \leq f \leq 400 \text{ kHz}$$


$$\text{where: } \text{CTC} = \text{CTC} + C_{\text{layout}} + 12 \text{ pF}$$

$$RS \approx 2 \text{ RTC}$$

$$RS \geq 20 \text{ k}$$

$$\text{RTC} \geq 10 \text{ k}$$

$$400 \text{ pF} < \text{CTC} < \mu\text{F}$$



The value for RS should be chosen to be about 2 times RTC . This range will ensure that current through RS is insignificant compared to current through RTC . The upper limit for RS must ensure that $RS \times 5 \text{ pF}$ (input capacitance) is small compared to $RTC \times \text{CTC}$.

For frequencies outside the indicated range, the formula will be less accurate. The actual oscillation range of this circuit is from less than 1 Hz to over 1 MHz.

Figure 5 - Encoder/Decoder Timing Diagram




Figure 6 - Encoder Data Waveforms (M145026)





Figure 8 – M145028 Flowchart



*FOR SHIFT REGISTER COMPARISONS A "1" IS STORED AS A "1"

Figure 7 – M145027 Flowchart




Figure 9 - M145027/M145028 (f_{max} vs. C_{layout})





Figure 10 - Typical Application



Example R/C Values

(All Resistors and Capacitors are ± 5%)

(CTC' = CTC + 20 pF)

f_{osc} (kHz)	RTC	CTC'	RS	R1	C1	R2	C2
362	10 k	120 pF	20 k	10 k	470 pF	100 k	910 pF
181	10 k	240 pF	20 k	10 k	910 pF	100 k	1800 pF
88.7	10 k	490 pF	20 k	10 k	2000 pF	100 k	3900 pF
42.6	10 k	1020 pF	20 k	10 k	3900 pF	100 k	7500 pF
21.5	10 k	2020 pF	20 k	10 k	8200 pF	100 k	0.015 μF
8.53	10 k	5100 pF	20 k	10 k	0.02 μF	200 k	0.02 μF
1.71	50 k	5100 pF	100 k	50 k	0.02 μF	200 k	0.1 μF