

512K 32K x 16 CMOS UV EPROM-OTP ROM

PRELIMINARY DATA

- DESIGNED FOR 16 BIT / 32 BIT SYSTEMS.
- VERY FAST ACCESS TIME : 100ns.
- COMPATIBLE WITH HIGH SPEED MICRO-PROCESSORS, ZERO WAIT STATE.
- LOW POWER "CMOS" CONSUMPTION :
 - Operating current 35 mA
 - Stand by current 200 μ A.
- PROGRAMMING VOLTAGE 12.75V.
- ELECTRONIC SIGNATURE FOR AUTOMATED PROGRAMMING.
- PROGRAMMING TIMES OF AROUND 3 SECONDS (PRSTO II ALGORITHM).




Figure 1 : Pin Connection

DESCRIPTION

The M27C516 is a high speed 524,288 bit (organized 32K x 16) ultraviolet erasable and reprogrammable EPROM ideally suited for applications where fast turn-around and pattern experimentation are important requirements.

It is housed in a 40 pin Window Ceramic Frit Seal package. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure. In order to meet production requirements (cost effective solution or SMD), this product is also offered in a PLCC Plastic package, for one Time Programming only.

PIN FUNCTIONS

A0-A14	ADDRESS INPUT
CE	CHIP ENABLE
OE	OUTPUT ENABLE
PGM	PROGRAM
O0-O15	DATA INPUT/OUTPUT
NC	NO CONNECTION
V _{PP}	PROGRAMMING VOLTAGE
V _{CC}	+5V POWER SUPPLY





Figure 2 : Block Diagram



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _I	Input or Output voltages with respect to Ground	-0.6 to + 7.0	V
V _{PP}	Supply voltage with respect to Ground	-0.6 to + 14.0	V
V _{A9}	Voltage on A9 with respect to Ground	-0.6 to +13.5	V
V _{CC}	Supply voltage with respect to Ground	-0.6 to + 7.0	V
T _{bias}	Temperature range under bias	-50 to + 125	°C
T _{stg}	Storage temperature range	-65 to + 150	°C

Note : Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.

OPERATING MODES

MODE	PINS					
	CE	OE	A9	PGM	V _{PP}	OUTPUTS
READ	L	L	X	H	V _{CC}	D _{OUT}
OUTPUT DISABLE	L	H	X	X	V _{CC}	HIGH Z
STANDBY	H	X	X	X	V _{CC}	HIGH Z
PROGRAM	L	X	X	L	V _{PP}	D _{IN}
PROGRAM VERIFY	L	L	X	H	V _{PP}	D _{OUT}
PROGRAM INHIBIT	H	X	X	X	V _{PP}	HIGH Z
ELECTRONIC SIGNATURE	L	L	V _H	H	V _{CC}	CODE

NOTES : X = Don't care ; V_H = 12V ± 0.5 V ; H = High ; L = Low

DC AND AC CONDITIONS

SECTION CODE	F1	F6
Rating Temperature Range	0°C to +70°C	-40°C to +85°C
SELECTION CODE (Sample for 0°C to 70°C Oper. Temp. Range)	10XF1, 12XF1, 15X F1, 20XF1	10F1, 12F1, 15F1, 20F1
V _{CC} Power Supply	5V ± 5 %	5V ± 10 %

READ OPERATION

DC AND OPERATING CHARACTERISTICS

Symbol	Parameter	Test Condition	Value		Unit
			Min	Max	
I _{LI}	Input Leakage Current	V _{IN} = 0V to V _{CC}	-10	10	μA
I _{LO}	Output Leakage Current	V _{IN} = 0V to V _{CC}	-10	10	μA
I _{CC1}	V _{CC} Active Current	CE = OE = V _{IL} , I _{OUT} = 0 mA (F = 5 MHz)		30	mA
I _{CC2}	V _{CC} Standby Current - TTL	CE = V _{IH}		1	mA
I _{CC3}	V _{CC} Standby Current - CMOS	CE > V _{CC} - 0.2V		200	μA
I _{PP1}	V _{PP} Read Current	V _{PP} = V _{CC}		10	μA
V _{IL}	Input low Voltage		-0.3	0.8	V
V _{IH}	Input high Voltage		2.0	V _{CC} +1.0	V
V _{OL}	Output low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output high Voltage	I _{OH} = -400 μA	2.4		V
		I _{OH} = -100 μA	V _{CC} -0.7		V

AC CHARACTERISTICS

Symbol	parameter	Test Condition	27C516							
			-10		-12		-15		-20	
			Min	Max	Min	Max	Min	Max	Min	Max
T _{ACC}	Address to Output delay	CE=OE=V _{IL}		100		120		150		200
T _{CE}	CE to output delay	OE=V _{IL}		100		120		150		200
T _{OE}	OE to output delay	CE=V _{IL}		40		50		60		70
T _{DF} ⁽²⁾	OE high to output float	CE=V _{IL}	0	30	0	40	0	50	0	60
T _{OH}	Output hold from address	CE= OE=V _{IL}	0		0		0		0	

CAPACITANCE⁽³⁾

(TA = 25°C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		8	12	pF

- NOTES : 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 2. This parameter is only sampled and not 100 % tested. Output float is defined as the point where data is no longer driven (see timing diagram).
 3. This parameter is only sampled and not 100 % tested.

AC TEST CONDITIONS

Input Rise and Fall Times : $\leq 20\text{ns}$

Input Pulse Levels : 0.45 to 2.4V

Timing Measurement Reference Levels :

Inputs : 0.8 and 2V - Outputs : 0.8 and 2V

Figure 3 : AC Testing Input/Output




Figure 4 : AC Testing Load Circuit





Figure 5 : AC Waveforms

NOTES : 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.

2. This parameter is only sampled and not 100 % tested.

3. OE may be delayed up to $t_{CE} - t_{OE}$ after the falling edge \overline{CE} without impact on t_{CE} .4. t_{DF} is specified from OE or CE whichever occurs first.

DEVICE OPERATION

The modes of operations of the M27C516 are listed in the Operating Modes. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for V_{pp} and 12 V on A9 for Electronic Signature.

READ MODE

The M27C516 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from CE to output (t_{CE}). Data is available at the output after delay of t_{OE} from the falling edge of OE, assuming that CE has been low and addresses have been stable for at least $t_{ACC}-t_{OE}$.

STANDBY MODE

The M27C516 has a standby mode which reduces the active current from 35 mA to 0.2 mA. The M27C516 is placed in the standby mode by applying a CMOS high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the OE input.

TWO LINE OUTPUT CONTROL

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows :

- a) the lowest possible memory power dissipation,
- b) complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, CE should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of CMOS-E4 EPROMs require careful decoupling of the devices.

The supply current, I_{CC} , has three segments that are of interest to the system designer : the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of CE. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 1 μ F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

PROGRAMMING

Caution : exceeding 14 V on V_{pp} pin will permanently damage the M27C516.

When delivered (and after each erasure for UV EPROM), all bits of the M27C516 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27C516 is in the programming mode when V_{pp} input is at 12.75 V, and CE and PGM are at TTL-low. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be $6.25 \text{ V} \pm 0.25 \text{ V}$.

PRESTO II PROGRAMMING ALGORITHM

PRESTO II Programming Algorithm allows to program the whole array with a guaranteed margin, in a typical time of less than 3 seconds. Programming with PRESTO II consists in applying a sequence of 100 microseconds program pulses to each byte until a correct verify occurs. During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

DEVICE OPERATION (Continued)**PROGRAM INHIBIT**

Programming of multiple M27C516s in parallel with different data is also easily accomplished. Except for CE, all like inputs including OE of the parallel M27C516 may be common. A TTL low level pulse applied to a M27C516's CE input, with PGM low and V_{PP} at 12.75 V, will program that M27C516. A high level CE input inhibits the other M27C516s from being programmed.

PROGRAM VERIFY

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with CE and OE at V_{IL} , PGM at V_{IH} , V_{PP} at 12.75 V and V_{CC} at 6.25 V.

ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. this mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. this mode is functional in the $25\text{ }^{\circ}\text{C} \pm 5\text{ }^{\circ}\text{C}$ ambient temperature range that is required when programming the M27C516. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 of the M27C516 with $V_{PP} = V_{CC} = 5\text{ V}$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during Electronic Signature mode.

Byte 0 ($A0=V_{IL}$) represents the manufacturer code and byte 1 ($A0=V_{IH}$) the device identifier code. For the SGS-THOMSON M27C516, these two identifier bytes are given here below, and can be read-out on outputs O0 to O7.

ERASURE OPERATION (applies for UV EPROM)

The erasure characteristics of the M27C516 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Angstrom. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27C516 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C516 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C516 window to prevent unintentional erasure. The recommended erasure procedure for the M27C516 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 µW/cm² power rating. The M27C516 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

IDENTIFIER	PINS									
	AO	07	06	05	04	03	02	01	00	Hex.
MANUFACTURER CODE	VIL	0	0	1	0	0	0	0	0	20
DEVICE CODE	VIH	0	0	0	0	1	1	1	1	0F

NOTES : A9 = 12.0V \pm 0.5V ; CE = OE = V_{IL} ; A1 to A8 = A10 to A14 = V_{IL} ; $V_{PP} = V_{CC} = 5\text{ V}$

PROGRAMMING OPERATION

($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC}^{(1)} = 6.25\text{V} \pm 0.25\text{V}$, $V_{PP}^{(1)} = 12.75\text{V} \pm 0.25\text{V}$)

Symbol	Parameter	Test Condition	Values		Unit
			Min	Max	
I_{LI}	Input Current (All Inputs)	$V_{IN} = V_{IL} \text{ or } V_{IH}$		10	μA
V_{IL}	Input Low Level (All Inputs)		-0.1	0.8	V
V_{IH}	Input High Level		2.4	$V_{CC}+0.5$	V
V_{OL}	Output Low Voltage During Verify	$I_{OL} = 2.1 \text{ mA}$		0.45	V
V_{OH}	Output High Voltage During Verify	$I_{OH} = -400 \mu\text{A}$	2.4		V
I_{CC2}	V_{CC} Supply Current			50	mA
I_{PP2}	V_{PP} Supply Current	$\overline{CE} = V_{IL}$		50	mA
V_{ID}	A9 Electronic Signature Voltage		11.5	12.5	V


AC CHARACTERISTICS

Symbol	Parameter	Test Condition	Values		Unit
			Min	Max	
t_{AS}	Address Setup Time		2		μs
t_{OES}	OE Setup Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time		0		μs
t_{DH}	Data Hold Time		2		μs
$t_{DFP(2)}$	Output Enable Output Float Delay		0	130	nS
t_{VPS}	V_{PP} Setup Time		2		μs
t_{VCS}	V_{CC} Setup Time		2		μs
t_{CES}	\overline{CE} Setup Time		2		μs
t_{PW}	PGM initial Program Pulse Width		95	105	μs
T_{OE}	Data Valid from \overline{OE}			100	nS

- NOTES :
1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 2. This parameter is only sampled and not 100 % tested. Output Float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING OPERATION (Continued)


Figure 6 : Programming Waveforms



- NOTES :
1. The input timing reference level is 0.8V for a V_{IL} and 2V for a V_{IH} .
 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 3. When programming the M27C516 a 0.1 μ F capacitor is required across V_{PP} and GND to suppress spurious voltage transients which can damage the device.

PROGRAMMING OPERATION (Continued)

Figure 7 : PRESTO II Programming Algorithm Flow Chart




VR000601

ORDERING INFORMATION (UV EPROM)

Part Number	Access Time	Supply Voltage	Temp. Range	Package
M27C516-10XF1	100 ns	5 V ± 5%	0 to +70°C	FDIP40-W
M27C516-12XF1	120 ns	5 V ± 5%	0 to +70°C	FDIP40-W
M27C516-15XF1	150 ns	5 V ± 5%	0 to +70°C	FDIP40-W
M27C516-20XF1	200 ns	5 V ± 5%	0 to +70°C	FDIP40-W
M27C516-10F1	100 ns	5 V ± 10%	0 to +70°C	FDIP40-W
M27C516-12F1	120 ns	5 V ± 10%	0 to +70°C	FDIP40-W
M27C516-15F1	150 ns	5 V ± 10%	0 to +70°C	FDIP40-W
M27C516-20F1	200 ns	5 V ± 10%	0 to +70°C	FDIP40-W

PACKAGE MECHANICAL DATA

Figure 8 : 40-PIN WINDOW CERAMIC DUAL IN LINE FRIT-SEAL (F)



ORDERING INFORMATION (OTP ROM)

Part Number	Access Time	Supply Voltage	Temp. Range	Package
M27C516-10XC1	100 ns	5 V \pm 5%	0 to +70°C	PLCC44
M27C516-12XC1	120 ns	5 V \pm 5%	0 to +70°C	PLCC44
M27C516-15XC1	150 ns	5 V \pm 5%	0 to +70°C	PLCC44
M27C516-20XC1	200 ns	5 V \pm 5%	0 to +70°C	PLCC44
M27C516-10C1	100 ns	5 V \pm 10%	0 to +70°C	PLCC44
M27C516-12C1	120 ns	5 V \pm 10%	0 to +70°C	PLCC44
M27C516-15C1	150 ns	5 V \pm 10%	0 to +70°C	PLCC44
M27C516-20C1	200 ns	5 V \pm 10%	0 to +70°C	PLCC44

PACKAGE MECHANICAL DATA

Figure 9 :

