

M28F256

256K (32K x 8, Chip Erase) FLASH MEMORY

- FAST ACCESS TIME: 90ns
- LOW POWER CONSUMPTION
- Standby Current: 100µA Max
- 10,000 ERASE/PROGRAM CYCLES
- 12V PROGRAMMING VOLTAGE
- TYPICAL BYTE PROGRAMMING TIME 10µs (PRESTO F ALGORITHM)
- ELECTRICAL CHIP ERASE IN 1s RANGE
- INTEGRATED ERASE/PROGRAM STOP TIMER
- EXTENDED TEMPERATURE RANGES





Figure 1. Logic Diagram

DESCRIPTION

The M28F256 FLASH Memory Is a non-volatile memory which may be erased electrically at the chip level and programmed byte-by-byte. It is organised as 32K bytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F256 FLASH Memory is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 100ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal Names

A0 - A14	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
V _{PP}	Program Supply
Vcc	Supply Voltage
V _{SS}	Ground



V _{PP} [1	U	32 VCC
NC 🛾 2		31 🛛 🕅
NC 🛾 3		30] NC
A12 🛾 4		29 🛛 A14
A7 🛽 5		28 🛛 A13
A6 🛾 6		27 🛿 A8
A5 🛽 7		26 🛛 A9
A4 🛾 8	M28F256	25 🛛 A11
A3 🛽 9	IVIZOFZ00	24] G
A2 🚺 10		23 🛛 A10
A1 🚺 11		22] Ē
A0 🚺 12		21 🛛 DQ7
DQ0 [13		20 🛛 DQ6
DQ1 [14		19 🛛 DQ5
DQ2 🚺 15		18 🛛 DQ4
V _{SS} [16		17 🛛 DQ3
	Al	00689

Figure 2A. DIP Pin Connections

Wa

	Alooga		
arning: NC = Not	Connected Warning: N	IC = Not Connected	
able 2. Absolu	te Maximum Ratings		
Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	-40 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
Vio	Input or Output Voltages	–0.6 to 7	V
Vcc	Supply Voltage	-0.6 to 7	V
V _{A9}	A9 Voltage	-0.6 to 13.5	V
VPP	Program Supply Voltage, during Erase or Programming	-0.6 to 14	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

DEVICE OPERATION

The M28F256 FLASH Memory employs a technology similar to a 256K EPRÓM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the VPP, program voltage,

input. When V_{PP} is less than or equal to 6.5V, the command register is disabled and M28F256 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When VPP is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.





Figure 2B. LCC Pin Connections

A7

A6 [Α5

A4 [A3 🛾 9

A2 [

A1

A0 DQ0 NC NC

h A14 **D**A13

A8 **]** A9

25 🛛 A11 ₫G

hA10

DQ7

AI00690

þĒ

ЧРР

M28F256

17

DQ4 DQ5 DQ6

VSSI DQ3

DQ1 DQ2

	V _{PP}	Operation	Ē	G	W	A9	DQ0 - DQ7
Read Only	V _{PPL}	Read	VIL	VIL	Vih	A9	Data Output
		Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	Hi-Z
		Standby	V _{IH}	Х	Х	Х	Hi-Z
		Electronic Signature	V _{IL}	V _{IL}	V _{IH}	V _{ID}	Codes
Read/Write ⁽²⁾	Vpph	Read	VIL	VIL	Vih	A9	Data Output
		Write	V _{IL}	V _{IH}	VIL Pulse	A9	Data Input
		Output Disable	VIL	ViH	Vih	Х	Hi-Z
		Standby	VIH	х	х	х	Hi-Z

Table 3. Operations ⁽¹⁾

Notes: 1. $X = V_{IL}$ or V_{IH}

2. Refer also to the Command Table

Table 4. Electronic Signature

Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	Vін	1	0	1	0	1	0	0	0	0A8h

READ ONLY MODES, $V_{PP} \leq 6.5 V$

For all Read Only Modes, except Standby Mode, the Write Enable input \overline{W} should be High. In the Standby Mode this input is 'don't care'.

Read Mode. The M28F256 has two enable inputs, \overline{E} and \overline{G} , both of which must be Low in order to output data from the memory. The Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced to 100μ A. The device is placed in the Standby Mode by applying a High to the Chip Enable (\overline{E}) input. When in the Standby Mode the outputs are in a high impedance state, independent of the Output Enable (\overline{G}) input.

Output Disable Mode. When the Output Enable (\overline{G}) is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes. The electronic signature may also be accessed in Read/Write modes.

READ/WRITE MODES, 11.4V $\leq V_{PP} \leq 12.6V$

When V_{PP} is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2



Command	Cycles		1st Cycle		2nd Cycle				
Command	Cycles	Operation	A0-A14	DQ0-DQ7	Operation	A0-A14	DQ0-DQ7		
Read	1	Write	Х	00h					
Electronic	2	Write	х	90h	Read	0000h	20h		
Signature		Willo			Read	0001h	0A8h		
Setup Erase/	2	Write	Х	20h					
Erase	2				Write	Х	20h		
Erase Verify	2	Write	A0-A14	0A0h	Read	Х	Data Output		
Setup Program/	2	Write	Х	40h					
Program					Write	A0-A14	Data Input		
Program Verify	2	Write	Х	0C0h	Read	Х	Data Output		
Reset	2	Write	Х	0FFh	Write	Х	0FFh		

Table 5. Commands ⁽¹⁾

Note: 1. $X = V_{IL}$ or V_{IH}

READ/WRITE MODES (cont'd)

cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

A write to the command register is made by bringing \overline{W} Low while \overline{E} is Low. The falling edge of \overline{W} latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

The supply voltage V_{CC} and the program voltage V_{PP} can be applied in any order. When the device is powered up or when V_{PP} is $\leq 6.5V$ the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may choose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when V_{CC} falls below the Erase/Write Lockout Voltage (V_{LKO}) at 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.




AC MEASUREMENT CONDITIONS

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0.45V to 2.4V
Input and Output Timing Ref. Voltages	0.8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms






Figure 4. AC Testing Load Circuit

Table 6. Capacitance ⁽¹⁾ ($T_A = 25 \text{ °C}, f = 1 \text{ MHz}$)

Symbol	Parameter	Test Condition	Min	Мах	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh.

The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle. Erase is

followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising edge of \overline{W} during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied; reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).



Table 7. DC Characteristics (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%)

Symbol	Parameter Test Condition		Min	Max	Unit
ILI	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μA
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
Icc	Supply Current (Read)	$\overline{E} = V_{IL}, f = 6MHz$		30	mA
laar	Supply Current (Standby) TTL	E = V _{IH}		1	mA
Icc1	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μA
Icc2 (1)	Supply Current (Programming)	During Programming		10	mA
I _{CC3} ⁽¹⁾	Supply Current (Program Verify)	During Verify		10	mA
I _{CC4} ⁽¹⁾	Supply Current (Erase)	During Erasure		10	mA
I _{CC5} ⁽¹⁾	Supply Current (Erase Verify)	During Erase Verify		10	mA
I _{LPP}	Program Leakage Current	$V_{PP} \le V_{CC}$		±10	μA
IPP	Program Current (Read or VPP > Vcc			200	μA
IPP	Standby)	$V_{PP} \leq V_{CC}$		±10	μA
I _{PP1} ⁽¹⁾	Program Current (Programming)	VPP = VPPH, During Programming		10	mA
Ipp2 ⁽¹⁾	Program Current (Program Verify)	$V_{PP} = V_{PPH}$, During Verify		10	mA
I _{PP3} ⁽¹⁾	Program Current (Erase)	V _{PP} = V _{PPH} , During Erase		5	mA
I _{PP4} ⁽¹⁾	Program Current (Erase Verify)	V _{PP} = V _{PPH} , During Erase Verify		5	mA
VIL	Input Low Voltage		-0.5	0.8	V
V _{IH}	Input High Voltage TTL		2	V _{CC} + 0.5	V
VН	Input High Voltage CMOS		0.7 V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 5.8mA (grade 1)		0.45	V
VOL	Culput Low Voltage	I _{OL} = 2.1mA (grade 6)		0.45	V
		Iон = –100µА	4.1		V
Voh	Output High Voltage CMOS	I _{OH} = -1mA	V _{CC} –0.8		V
		I _{OH} = -2.5mA (grade 1)	V _{CC} –0.8		V
	Output High Voltage TTL	I _{OH} = –2.5mA	2.4		V
Vppl	Program Voltage (Read Operations)		0	6.5	V
Vpph	Program Voltage (Read/Write Operations)		11.4	12.6	V
VID	A9 Voltage (Electronic Signature)		11.5	13	V
I _{ID} ⁽¹⁾	A9 Current (Electronic Signature)	$A9 = V_{ID}$		200	μA
V _{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		V

Note: 1. Not 100% Tested. Characterisation Data available.



 Table 8A. Read Only Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C}, -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; 0V \le V_{PP} \le 6.5V)$

				M28F256						
Symbol	Alt	Parameter	Test Condition	-9) 0	-1	0	-1	12	Unit
				Min	Мах	Min	Мах	Min	Мах	
t _{AVAV}	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	90		100		120		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		90		100		120	ns
t _{ELQX}	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100		120	ns
t _{GLQX}	t _{OLZ}	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		0		ns
tGLQV	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		40		50	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	20	0	30	0	40	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	20	0	30	0	30	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. Sampled only, not 100% tested


Symbol	Alt	Parameter	Test Condition	-1	5	-2	Unit	
				Min	Max	Min	Max	
t _{AVAV}	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	150		200		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		150		200	ns
t _{ELQX}	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns
t _{GLQX}	t _{OLZ}	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
tGLQV	toe	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		55		60	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	60	ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	35	0	40	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		ns


Table 8B. Read Only Mode AC Characteristics (($T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}, -40 \text{ to } 85 \text{ }^\circ\text{C}, -40 \text{ to } 125 \text{ }^\circ\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; 0V \le V_{PP} \le 6.5V$)


Note: 1. Sampled only, not 100% tested











8/20




Figure 7. Electronic Signature Command Waveforms

Program and Program Verify Modes. The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of W during this second cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of \overline{W} during the set-up of the Program Verify Mode stops the

Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFh two times to the command register. The command should be followed by writing a valid command to the the command register (for example Read).



Table 9A. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled(T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V ± 5% or 5V ± 10%; V_{PP} = 12V)

			M28F256						
Symbol	Alt	Parameter	-9	90	-1	0	-12		Unit
			Min	Max	Min	Max	Min	Max	
t _{VPHEL}		VPP High to Chip Enable Low	100		100		100		ns
t _{VPHWL}		VPP High to Write Enable Low	100		100		100		ns
twнwнз	twc	Write Cycle Time	90		100		120		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	45		50		60		ns
t _{ELAX}		Chip Enable Low to Address Transition	50		60		80		ns
telwL	tcs	Chip Enable Low to Write Enable Low	15		15		20		ns
twlel		Write Enable Low to Chip Enable Low	0		0		0		ns
tGHWL		Output Enable High to Write Enable Low	0		0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	45		50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	35		40		50		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High (Write Pulse)	45		50		60		ns
teleh		Chip Enable Low to Chip Enable High (Write Pulse)			45		70		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		10		ns
t _{WHWH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation	9.5		9.5		9.5		ms
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		0		ns
twнw∟	twpн	Write Enable High to Write Enable Low	20		20		20		ns
tehel		Chip Enable High to Chip Enable Low	20		20		20		ns
twhgl		Write Enable High to Output Enable Low	6		6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		90		100		120	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		90		100		120	ns
t _{GLQX} ⁽¹⁾	toLZ	Output Enable Low to Output Transition	0		0		0		ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid		35		45		50	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		20		30		50	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	1	20		30		30	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	0		0		0		ns

Notes: 1. Sampled only, not 100% tested

A Write is enabled by a valid combination of Chip Enable (Ē) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.




Table 9B. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled(TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V ± 5% or 5V ± 10%; V_{PP} = 12V)

Symbol A	Alt	Parameter	-1	5	-20		Unit
			Min	Max	Min	Max	
tvphel		VPP High to Chip Enable Low	100		100		ns
t _{VPHWL}		V _{PP} High to Write Enable Low	100		100		ns
t _{WHWH3}	t _{WC}	Write Cycle Time	150		200		ns
tavwl	t _{AS}	Address Valid to Write Enable Low	0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		ns
twLAX	t _{AH}	Write Enable Low to Address Transition	60		60		ns
t _{ELAX}		Chip Enable Low to Address Transition	80		80		ns
t _{ELWL}	tcs	Chip Enable Low to Write Enable Low	20		20		ns
twlel		Write Enable Low to Chip Enable Low	0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		μs
tovwн	tos	Input Valid to Write Enable High	50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	50		50		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
teleh		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		ns
t _{WHWH1}		Duration of Program Operation	9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation	9.5		9.5		ms
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		ns
twhwL	twpн	Write Enable High to Write Enable Low	20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		ns
twhgL		Write Enable High to Output Enable Low	6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		150		200	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		150		200	ns
t _{GLQX} ⁽¹⁾	t _{OLZ}	Output Enable Low to Output Transition	0		0		ns
t _{GLQV}	toe	Output Enable Low to Output Valid		55		60	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		55		60	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z		35		40	ns
taxqx	tон	Address Transition to Output Transition	0		0		ns

Notes: 1. Sampled only, not 100% tested
 2. A Write is enabled by a valid combination of Chip Enable (E) and Write Enable (W). When Write is controlled by Chip Enable (with a Chip Enable pulse width smaller than Write Enable), all timings should be measured relative to Chip Enable waveform.





<u>لرکم</u>

Figure 8. Erase Set-up and Erase Verify Commands Waveforms, W Controlled

12/20




Figure 9. Erase Set-up and Erase Verify Commands Waveforms, E Controlled

SGS-THOMSON




Figure 10. Program Set-up and Program Verify Commands Waveforms, W Controlled

14/20

SGS-THOMSON MIGROELECTRONICS




Figure 11. Program Set-up and Program Verify Commands Waveforms, E Controlled

SGS-THOMSON




Figure 12. Erasing Flowchart

PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programs all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.




Figure 13. Programming Flowchart


PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.





ORDERING INFORMATION SCHEME



For a list of available options (Speed, V_{CC} Tolerance, Package, etc...) refer to the current Memory Shortform catalogue.


For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



Symb		mm			inches	
C) IIIS	Тур	Min	Max	Тур	Min	Max
А			4.83			0.190
A1		0.38	_		0.015	_
A2	_	_	-	-	-	_
В		0.41	0.51		0.016	0.020
B1		1.14	1.40		0.045	0.055
С		0.20	0.30		0.008	0.012
D		41.78	42.04		1.645	1.655
E		15.24	15.88		0.600	0.625
E1		13.46	13.97		0.530	0.550
e1	2.54	-	_	0.100	_	_
eA	15.24	-	_	0.600	_	_
L		3.18	3.43		0.125	0.135
S		1.78	2.03		0.070	0.080
α		0°	15°		0°	15°

PDIP32 - 32 pin Plastic DIP, 600 mils width

PDIP32



SGS-THOMSON


Á7/


Drawing is not to scale

Symb		mm			inches	
Symb	Тур	Min	Мах	Тур	Min	Мах
А		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
E		14.86	15.11		0.585	0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
е	1.27	-	-	0.050	-	_
N		32			32	
Nd		7			7	
Ne		9			9	
СР			0.10			0.004

PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

PLCC32







Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.



20/20



M28F512

512K (64K x 8, Chip Erase) FLASH MEMORY

- FAST ACCESS TIME: 90ns
- LOW POWER CONSUMPTION
- Standby Current: 100µA Max
- 10,000 ERASE/PROGRAM CYCLES
- 12V PROGRAMMING VOLTAGE
- TYPICAL BYTE PROGRAMING TIME 10µs (PRESTO F ALGORITHM)
- ELECTRICAL CHIP ERASE in 1s RANGE
- INTEGRATED ERASE/PROGRAM-STOP TIMER
- EXTENDED TEMPERATURE RANGES




Figure 1. Logic Diagram



The M28F512 FLASH Memory is a non-volatile memory which may be erased electrically at the chip level and programmed byte-by-byte. It is organised as 64K bytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F512 FLASH Memory is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 90ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal Names

A0 - A15	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
\overline{W}	Write Enable
V _{PP}	Program Supply
Vcc	Supply Voltage
V _{SS}	Ground





Figure 2A. DIP Pin Connections

VPP [1 NC [2 A15 [3 A12 [4 A7 [5 A6 [6 A5 [7 A4 [8 A3 [9 A2 [10 A1 [11 A0 [12 DQ0 [13 DQ1 [14 DQ2 [15 VSS [16	32] V _{CC} 31] W 30] NC 29] A14 28] A13 27] A8 26] A9 25] A11 24] G 23] A10 22] Ē 21] DQ7 20] DQ6 19] DQ5 18] DQ4 17] DQ3
DQ2 [15	18 D Q4
vss u _ro	A100549





Warning: NC = Not Connected

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	-40 to 125	°C
T _{STG}	Storage Temperature	–65 to 150	°C
VIO	Input or Output Voltages	–0.6 to 7	V
Vcc	Supply Voltage	–0.6 to 7	V
V _{A9}	A9 Voltage	–0.6 to 13.5	V
V _{PP}	Program Supply Voltage, during Erase or Programming	–0.6 to 14	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

DEVICE OPERATION

The M28F512 FLASH Memory employs a technology similar to a 512Kb EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the V_{PP}, program voltage, input. When VPP is less than or equal to 6.5V, the command register is disabled and M28F512 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When VPP is raised to 12V the command regsiter is enabled and this provides, in addition, Erase and Program operations.





	V _{PP}	Operation	μ	G	w	A9	DQ0 - DQ7
Read Only	V _{PPL}	Read	VIL	VIL	ViH	A9	Data Output
		Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	Hi-Z
		Standby	V _{IH}	х	Х	Х	Hi-Z
		Electronic Signature	V _{IL}	VIL	V _{IH}	V _{ID}	Codes
Read/Write ⁽²⁾	V _{PPH}	Read	VIL	VIL	Vih	A9	Data Output
		Write	V _{IL}	V _{IH}	V _{IL} Pulse	A9	Data Input
		Output Disable	VIL	ViH	ViH	Х	Hi-Z
		Standby	V _{IH}	Х	Х	Х	Hi-Z

Table 3. Operations ⁽¹⁾

Notes: 1. $X = V_{IL}$ or V_{IH}

2. Refer also to the Command Table

Table 4. Electronic Signature

Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	0	0	0	0	0	1	1	1	02h

READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input \overline{W} should be High. In the Standby Mode this input is don't care.

Read Mode. The M28F512 has two enable inputs, \overline{E} and \overline{G} , both of which must be Low in order to output data from the memory. The Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced to 100μ A. The device is placed in the Standby Mode by applying a High to the Chip Enable (\overline{E}) input. When in the Standby Mode the outputs are in a high impedance state, independent of the Output Enable (\overline{G}) input.

Output Disable Mode. When the Output Enable (\overline{G}) is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes. The electronic signature may also be accessed in Read/Write modes.

READ/WRITE MODES, $11.4V \le V_{PP} \le 12.6V$

When V_{PP} is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2



Command	Cycles		1st Cycle		2nd Cycle			
Command	Oycics	Operation A0-A16 DQ0-DQ7		Operation	A0-A16	DQ0-DQ7		
Read	1	Write	Х	00h				
Electronic	2	Write	х	90h	Read	00000h	20h	
Signature		Willo	Χ	0011	Read	00001h	02h	
Setup Erase/	2	Write	Х	20h				
Erase	2				Write	Х	20h	
Erase Verify	2	Write	A0-A16	0A0h	Read	Х	Data Output	
Setup Program/	2	Write	Х	40h				
Program					Write	A0-A16	Data Input	
Program Verify	2	Write	Х	0C0h	Read	Х	Data Output	
Reset	2	Write	Х	0FFh	Write	х	0FFh	

Table 5. Commands ⁽¹⁾

Note: 1. $X = V_{IL}$ or V_{IH}

READ/WRITE MODES (cont'd)

cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

A write to the command register is made by bringing \overline{W} Low while \overline{E} is Low. The falling edge of \overline{W} latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

The supply voltage V_{CC} and the program voltage V_{PP} can be applied in any order. When the device is powered up or when V_{PP} is \leq 6.5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may choose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when V_{CC} falls below the Erase/Write Lockout Voltage (V_{LKO}) of 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.




AC MEASUREMENT CONDITIONS

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0.45V to 2.4V
Input and Output Timing Ref. Voltages	0.8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms






Figure 4. AC Testing Load Circuit

Table 6. Capacitance⁽¹⁾ ($T_A = 25 \circ C$, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% test.ed

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 00000h or 00001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh. The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle. Erase is followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising edge of \overline{W} during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied; reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).



Table 7. DC Characteristics (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%)

Symbol	bol Parameter Test Condition		Min	Max	Unit
ILI	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μA
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
Icc	Supply Current (Read)	$\overline{E} = V_{IL}, f = 6MHz$		30	mA
loor	Supply Current (Standby) TTL	E = VIH		1	mA
Icc1	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μA
Icc2 (1)	Supply Current (Programming)	During Programming		10	mA
I _{CC3} ⁽¹⁾	Supply Current (Program Verify)	During Verify		10	mA
Icc4 (1)	Supply Current (Erase)	During Erasure		10	mA
I _{CC5} ⁽¹⁾	Supply Current (Erase Verify)	During Erase Verify		10	mA
I _{LPP}	Program Leakage Current	$V_{PP} \leq V_{CC}$		±10	μA
IPP	Program Current (Read or	V _{PP} > V _{CC}		200	μA
IPP	Standby)	$V_{PP} \leq V_{CC}$		±10	μA
I _{PP1} ⁽¹⁾	Program Current (Programming)	V _{PP} = V _{PPH} , During Programming		15	mA
I _{PP2} ⁽¹⁾	Program Current (Program Verify)	$V_{PP} = V_{PPH}$, During Verify		5	mA
I _{PP3} ⁽¹⁾	Program Current (Erase)	$V_{PP} = V_{PPH}$, During Erase		15	mA
I _{PP4} ⁽¹⁾	Program Current (Erase Verify)	$V_{PP} = V_{PPH}$, During Erase Verify		5	mA
VIL	Input Low Voltage		-0.5	0.8	V
VIH	Input High Voltage TTL		2	V _{CC} + 0.5	V
чп	Input High Voltage CMOS		0.7 V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 5.8mA (grade 1)		0.45	V
VOL	Output Low Voltage	I _{OL} = 2.1mA (grade 6)		0.45	V
	Output High Voltage CMOS	Iон = -100µА	4.1		V
V _{OH}		I _{OH} = -2.5mA	0.85 V _{CC}		V
	Output High Voltage TTL	I _{OH} = –2.5mA	2.4		V
V _{PPL}	Program Voltage (Read Operations)		0	6.5	V
Vpph	Program Voltage (Read/Write Operations)		11.4	12.6	V
V _{ID}	A9 Voltage (Electronic Signature)		11.5	13	V
l _{ID} ⁽¹⁾	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μA
V _{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		V

Note: 1. Not 100% tested. Characterisation Data available.



 Table 8A. Read Only Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; 0V \le V_{PP} \le 6.5V)$

				M28F512						
Symbol	Alt	Parameter	Test Condition	-9	90	-1	0	-1	2	Unit
				Min	Max	Min	Max	Min	Max	
twhgL		Write Enable High to Output Enable Low		6		6		6		μs
t _{AVAV}	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	90		100		120		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E}=V_{IL},\ \overline{G}=V_{IL}$		90		100		120	ns
t _{ELQX} ⁽¹⁾	tLZ	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		0		ns
tELQV	tCE	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100		120	ns
t _{GLQX} ⁽¹⁾	t _{OLZ}	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		0		ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		45		50	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	45	0	45	0	55	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E}=V_{IL},\ \overline{G}=V_{IL}$	0		0		0		ns

Note: 1. Sampled only, not 100% tested


Table 8B. Read Only Mode AC Characteristics


	Alt	Parameter		M28F512				
Symbol			Test Condition	-15		-20		Unit
				Min	Мах	Min	Мах	
twhgl		Write Enable High to Output Enable Low		6		6		μs
tavav	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	150		200		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		150		200	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns
t _{GLQX} ⁽¹⁾	toLz	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
tGLQV	toe	Output Enable Low to Output Valid	Ē = VIL		55		60	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	60	ns
tgнqz ⁽¹⁾	tDF	Output Enable High to Output Hi-Z	Ē = VIL	0	35	0	40	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		ns


Note: 1. Sampled only, not 100% tested











SGS-THOMSON




Figure 7. Electronic Signature Command Waveforms

Program and Program Verify Modes. The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of W during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of \overline{W} during the set-up of the Program Verify Mode stops the

Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFh two times to the command register. The command should be followed by writing a valid command to the the command register (for example Read).



Table 9A. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%)$

Symbol	Alt	Parameter	M28F512						
			-90		-10		-12		Unit
			Min	Max	Min	Max	Min	Max	
t _{VPHEL}		VPP High to Chip Enable Low	1		1		1		μs
tvphwL		V _{PP} High to Write Enable Low	1		1		1		μs
t _{WHWH3}	twc	Write Cycle Time	90		100		120		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	40		40		60		ns
t _{ELAX}		Chip Enable Low to Address Transition	60		60		80		ns
telwL	tcs	Chip Enable Low to Write Enable Low	15		15		20		ns
t _{WLEL}		Write Enable Low to Chip Enable Low	0		0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		0		μs
tGHEL		Output Enable High to Chip Enable Low	0		0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	40		40		50		ns
t _{DVEH}		Input Valid to Chip Enable High	35		40		50		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High (Write Pulse)	40		40		60		ns
t _{ELEH}		Chip Enable Low to Chip Enable High (Write Pulse)	45		45		70		ns
twHDX	t _{DH}	Write Enable High to Input Transition	10		10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		10		ns
t _{WHWH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation	9.5		9.5		9.5		ms
twнен	tсн	Write Enable High to Chip Enable High	0		0		0		ns
tehwh		Chip Enable High to Write Enable High	0		0		0		ns
twhwL	t _{WPH}	Write Enable High to Write Enable Low	20		20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		20		ns
t _{WHGL}		Write Enable High to Output Enable Low	6		6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		90		100		120	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		90		100		120	ns
t_{GLQX} ⁽¹⁾	t _{OLZ}	Output Enable Low to Output Transition	0		0		0		ns
t _{GLQV}	toe	Output Enable Low to Output Valid		35		45		50	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		40		40		50	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z		30		30		30	ns
tAXQX	tон	Address Transition to Output Transition	0		0		0		ns

Note: 1. Sampled only, not 100% tested




Table 9B. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled(T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V ± 5% or 5V ± 10%)

Symbol	Alt	Parameter					
			-15		-20		Unit
			Min	Max	Min	Мах	
t _{VPHEL}		VPP High to Chip Enable Low	1		1		μs
t _{VPHWL}		V _{PP} High to Write Enable Low	1		1		μs
t _{WHWH3}	t _{WC}	Write Cycle Time	150		200		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	60		75		ns
t _{ELAX}		Chip Enable Low to Address Transition	80		80		ns
telwL	tcs	Chip Enable Low to Write Enable Low	20		20		ns
twlel		Write Enable Low to Chip Enable Low	0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	50		50		ns
twlwh	twp	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
teleh		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		ns
twhwh1		Duration of Program Operation	9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		μs
t _{WHWH2}		Duration of Erase Operation	9.5		9.5		ms
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		ns
twhwL	t _{WPH}	Write Enable High to Write Enable Low	20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		ns
twhgl		Write Enable High to Output Enable Low	6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		150		200	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		150		200	ns
t _{GLQX} ⁽¹⁾	toLZ	Output Enable Low to Output Transition	0		0		ns
t GLQV	toe	Output Enable Low to Output Valid		55		60	ns
tehqz ⁽¹⁾		Chip Enable High to Output Hi-Z		55		60	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z		35		40	ns
taxqx	tон	Address Transition to Output Transition	0		0		ns

Note: 1. Sampled only, not 100% tested






<u>لرکم</u>

Figure 8. Erase Set-up and Erase Verify Commands Waveforms, W Controlled

12/20








Figure 10. Program Set-up and Program Verify Commands Waveforms, W Controlled

14/20

SGS-THOMSON MIGROELECTRONICS




Figure 11. Program Set-up and Program Verify Commands Waveforms, E Controlled

SGS-THOMSON




Figure 12. Erasing Flowchart

PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.





Figure 13. Programming Flowchart

PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.



ORDERING INFORMATION SCHEME



For a list of available options (Speed, V_{CC} Tolerance, Package, etc...) refer to the current Memory Shortform catalogue.


For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



Symb		mm			inches				
eys	Тур	Min	Max	Тур	Min	Max			
А			4.83			0.190			
A1		0.38	-		0.015	_			
A2	_	_	-	_	-	_			
В		0.41	0.51		0.016	0.020			
B1		1.14	1.40		0.045	0.055			
С		0.20	0.30		0.008	0.012			
D		41.78	42.04		1.645	1.655			
Е		15.24	15.88		0.600	0.625			
E1		13.46	13.97		0.530	0.550			
e1	2.54	_	-	0.100	-	_			
eA	15.24	-	-	0.600	_	_			
L		3.18	3.43		0.125	0.135			
S		1.78	2.03		0.070	0.080			
α		0°	15°		0°	15°			

PDIP32 - 32 pin Plastic DIP, 600 mils width

PDIP32




SGS-THOMSON

Á7/

Symb		mm			inches	
Synis	Тур	Min	Max	Тур	Min	Мах
А		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
E		14.86	15.11	0.585 0		0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
е	1.27	-	-	0.050	-	_
N		32		32		
Nd	7			7		
Ne	9				9	
CP			0.10			0.004

PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

PLCC32



Drawing is not to scale



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.



20/20



M28F101

1 Megabit (128K x 8, Chip Erase) FLASH MEMORY

- FAST ACCESS TIME: 70ns
- LOW POWER CONSUMPTION
- Standby Current: 100µA Max
- 10,000 ERASE/PROGRAM CYCLES
- 12V PROGRAMMING VOLTAGE
- TYPICAL BYTE PROGRAMING TIME 10µs (PRESTO F ALGORITHM)
- ELECTRICAL CHIP ERASE in 1s RANGE
- INTEGRATED ERASE/PROGRAM-STOP TIMER
- OTP COMPATIBLE PACKAGES and PINOUTS
- EXTENDED TEMPERATURE RANGES





Figure 1. Logic Diagram



DESCRIPTION The M28F101 FLASH Memory is a non-volatile


memory which may be erased electrically at the chip level and programmed byte-by-byte. It is organised as 128K bytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F101 FLASH Memory is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 100ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal Names


A0 - A16	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
\overline{W}	Write Enable
V _{PP}	Program Supply
Vcc	Supply Voltage
V _{SS}	Ground


Figure 2A. DIP Pin Connections

A5 7 26 A9 A4 8 M28F101 25 A11 A3 9 24 G A2 10 23 A10 A1 11 22 E A0 12 21 DQ7 DQ0 13 20 DQ5 DQ2 15 18 DQ4 VSS 16 17 DQ3	VPP [1 A16 [2 A15 [3 A12 [4 A7 [5 A6 [6	32] V _{CC} 31] ₩ 30] NC 29] A14 28] A13 27] A8
	A2 [10 A1 [11 A0 [12 DQ0 [13 DQ1 [14 DQ2 [15	23 A10 22 E 21 DQ7 20 DQ6 19 DQ5 18 DQ4















Warning: NC = Not Connected

Figure 2D. TSOP Reverse Pin Connections



Warning: NC = Not Connected



Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	-40 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO}	Input or Output Voltages	-0.6 to 7	V
V _{CC}	Supply Voltage	-0.6 to 7	V
V _{A9}	A9 Voltage	-0.6 to 13.5	V
Vpp	Program Supply Voltage, during Erase or Programming	-0.6 to 14	V

Table 2. Absolute Maximum Ratings

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

DEVICE OPERATION

The M28F101 FLASH Memory employs a technology similar to a 1 Megabit EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the V_{PP}, program voltage, input. When V_{PP} is less than or equal to 6.5V, the command register is disabled and M28F101 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When V_{PP} is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.

READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input \overline{W} should be High. In the Standby Mode this input is don't care.

Read Mode. The M28F101 has two enable inputs, \overline{E} and \overline{G} , both of which must be Low in order to output data from the memory. The Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data on to the output, independant of the device selection.

Standby Mode. In the Standby Mode the maximum supply current is reduced. The device is placed in the Standby Mode by applying a High to the Chip Enable (\overline{E}) input. When in the Standby Mode the outputs are in a high impedance state, independent of the Output Enable (G) input.

Output Disable Mode. When the Output Enable $\overline{(G)}$ is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes. The electronic signature may also be accessed in Read/Write modes.

READ/WRITE MODES, $11.4V \le V_{PP} \le 12.6V$

When V_{PP} is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.



Table 3. Operations ⁽¹⁾

	V _{PP}	Operation	Ē	G	W	A9	DQ0 - DQ7
Read Only	V _{PPL}	Read	VIL	VIL	Vih	A9	Data Output
		Output Disable	V _{IL}	V _{IH}	V _{IH}	х	Hi-Z
		Standby	V _{IH}	Х	Х	х	Hi-Z
		Electronic Signature	V _{IL}	V _{IL}	V _{IH}	V _{ID}	Codes
Read/Write ⁽²⁾	Vpph	Read	VIL	VIL	Vih	A9	Data Output
		Write	V _{IL}	V _{IH}	V _{IL} Pulse	A9	Data Input
		Output Disable	VIL	ViH	VIH	Х	Hi-Z
		Standby	V _{IH}	х	Х	Х	Hi-Z

Notes: 1. $X = V_{IL}$ or V_{IH} 2. Refer also to the Command Table

Table 4. Electronic Signature

Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	Vін	0	0	0	0	0	1	1	1	07h

Table 5. Commands ⁽¹⁾

Command	Cycles		1st Cycle			2nd Cycle	
Command	Cycles	Operation	A0-A16	DQ0-DQ7	Operation	A0-A16	DQ0-DQ7
Read	1	Write	Х	00h			
Electronic			Read	00000h	20h		
Signature			0011	Read	00001h	07h	
Setup Erase/	2	Write	Х	20h			
Erase					Write	х	20h
Erase Verify	2	Write	A0-A16	0A0h	Read	Х	Data Output
Setup Program/	2	Write	Х	40h			
Program	2				Write	A0-A16	Data Input
Program Verify	2	Write	Х	0C0h	Read	Х	Data Output
Reset	2	Write	Х	0FFh	Write	х	0FFh

Note: 1. $X = V_{IL}$ or V_{IH}



READ/WRITE MODES (cont'd)

A write to the command register is made by bringing \overline{W} Low while \overline{E} is Low. The falling edge of \overline{W} latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

The supply voltage V_{CC} and the program voltage V_{PP} can be applied in any order. When the device is powered up or when V_{PP} is \leq 6.5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may chose to provide a constant high V_{PP} and use the register commands for all operations, or to switch the V_{PP} from low to high only when needing to erase or program the memory. All command register access is inhibited when V_{CC} falls below the Erase/Write Lockout Voltage (V_{LKO}) of 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

Table 6. AC Measurement Conditions

	SRAM Interface Levels	EPROM Interface Levels
Input Rise and Fall Times	≤ 10ns	≤ 10ns
Input Pulse Voltages	0 to 3V	0.45V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 7. Capacitance⁽¹⁾ ($T_A = 25 \circ C$, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
CIN	Input Capacitance	$V_{IN} = 0V$		6	pF
Соит	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% test.ed



Table 8. DC Characteristics (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V_{CC} = 5V \pm 10%)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
I _{CC}	Supply Current (Read)	$\overline{E} = V_{IL}, f = 6MHz$		30	mA
laar	Supply Current (Standby) TTL	E = V _{IH}		1	mA
Icc1	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		50	μΑ
Icc2 ⁽¹⁾	Supply Current (Programming)	During Programming		10	mA
I _{CC3} ⁽¹⁾	Supply Current (Program Verify)	During Verify		15	mA
Icc4 ⁽¹⁾	Supply Current (Erase)	During Erasure		15	mA
I_{CC5} ⁽¹⁾	Supply Current (Erase Verify)	During Erase Verify		15	mA
I _{LPP}	Program Leakage Current	$V_{PP} \leq V_{CC}$		±10	μA
Ірр	Program Current (Read or	V _{PP} > V _{CC}		120	μA
IPP	Standby)	$V_{PP} \leq V_{CC}$		±10	μΑ
I _{PP1} ⁽¹⁾	Program Current (Programming)	V _{PP} = V _{PPH} , During Programming		30	mA
I _{PP2} ⁽¹⁾	Program Current (Program Verify)	$V_{PP} = V_{PPH}$, During Verify		5	mA
I _{PP3} ⁽¹⁾	Program Current (Erase)	V _{PP} = V _{PPH} , During Erase		30	mA
I _{PP4} ⁽¹⁾	Program Current (Erase Verify)	V _{PP} = V _{PPH} , During Erase Verify		5	mA
VIL	Input Low Voltage		-0.5	0.8	V
V _{IH}	Input High Voltage TTL		2	V _{CC} + 0.5	V
VІН	Input High Voltage CMOS		0.7 V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 5.8mA (grade 1)		0.45	V
VOL	Output Low Voltage	I _{OL} = 2.1mA (grade 6)		0.45	V
	Output High Voltage CMOS	I _{ОН} = –100µА	4.1		V
V _{OH}	Output High Voltage CMOS	I _{OH} = -2.5mA	0.85 V _{CC}		V
	Output High Voltage TTL	I _{OH} = -2.5mA	2.4		V
Vppl	Program Voltage (Read Operations)		0	6.5	V
V _{PPH}	Program Voltage (Read/Write Operations)		11.4	12.6	V
V _{ID}	A9 Voltage (Electronic Signature)		11.5	13	V
lid ⁽¹⁾	A9 Current (Electronic Signature)	A9 = V _{ID}		200	μA
V _{LKO}	Supply Voltage, Erase/Program Lock-out		2.5		V

Note: 1. Not 100% tested. Characterisation Data available.



Table 9A. Read Only Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; 0V \le V_{PP} \le 6.5V)$

						M28	F101			
				-70		-9	90	-1	00	
Symbol Alt		Parameter	Test Condition	V _{CC} =5V±5%		V _{CC} =5	V±10%	V _{CC} =5	V±10%	Unit
					SRAM Interface				ROM face	
				Min	Max	Min	Max	Min	Max	
t _{WHGL}		Write Enable High to Output Enable Low		6		6		6		μs
tavav	t _{RC}	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	70		90		100		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		70		90		100	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		0		ns
t _{ELQV}	tCE	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		90		100	ns
tglqx ⁽¹⁾	tolz	Output Enable Low to Output Transition	$\overline{E}=V_{IL}$	0		0		0		ns
tGLQV	toe	Output Enable Low to Output Valid	$\overline{E}=V_{IL}$		30		35		45	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	45	0	45	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. Sampled only, not 100% tested

Read Mode. The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices

code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 00000h or 00001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).



Table 9B. Read Only Mode AC Characteristics

 $((T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C}, -40 \text{ to } 85 \text{ }^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \text{ }^{\circ}\text{C}; 0V \le V_{PP} \le 6.5V)$


						M28	F101			
				-1	20	-1	50	-2	00	
Symbol	Alt	Parameter	Test Condition	V _{CC} =5V±10% EPROM Interface		V _{CC} =5V±10%		V _{CC} =5V±10%		Unit
						EPROM Interface		EPROM Interface		
				Min	Max	Min	Max	Min	Max	
t _{WHGL}		Write Enable High to Output Enable Low		6		6		6		μs
t _{AVAV}	t _{RC}	Read Cycle Time	$\overline{E}=V_{IL},\overline{G}=V_{IL}$	120		150		200		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E}=V_{IL},\ \overline{G}=V_{IL}$		120		150		200	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		120		150		200	ns
t _{GLQX} ⁽¹⁾	t _{OLZ}	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		0		ns
tGLQV	toe	Output Enable Low to Output Valid	$\overline{E}=V_{IL}$		50		55		60	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	55	0	60	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	35	0	40	ns
t _{AXQX}	t _{ОН}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns


Note: 1. Sampled only, not 100% tested


Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh. The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of \overline{W} during this second cycle. Erase is followed by an Erase Verify which reads an addressed byte. Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying the address of the byte to be verified. The rising edge of \overline{W} during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied; reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.











A7




Figure 7. Electronic Signature Command Waveforms

READ/WRITE MODES (cont'd)

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid command to the command register (for example Program or Reset).

Program and Program Verify Modes. The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of \overline{W} during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written. Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of W during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFh two times to the command register. The command should be followed by writing a valid command to the the command register (for example Read).



Table 10A. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C)

					M28	F101			
			-7	70	-9	90	-1	00	
Symbol	Alt	Parameter	V _{cc} =5	5V±5%	V _{CC} =5	V±10%	V _{cc} =5	V±10%	Unit
				AM rface		ROM face		ROM rface	
			Min	Max	Min	Max	Min	Max	
t _{VPHEL}		VPP High to Chip Enable Low	1		1		1		μs
t _{VPHWL}		VPP High to Write Enable Low	1		1		1		μs
t _{WHWH3}	t _{WC}	Write Cycle Time	70		90		100		ns
tavwl	tas	Address Valid to Write Enable Low	0		0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	40		40		40		ns
t _{ELAX}		Chip Enable Low to Address Transition	50		60		60		ns
t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	10		15		15		ns
t _{WLEL}		Write Enable Low to Chip Enable Low	0		0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		0		μs
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	30		40		40		ns
t _{DVEH}		Input Valid to Chip Enable High	30		35		40		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High (Write Pulse)	35		40		40		ns
teleh		Chip Enable Low to Chip Enable High (Write Pulse)	35		45		45		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		10		ns
t _{WHWH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		9.5		μs
twнwн2		Duration of Erase Operation	9.5		9.5		9.5		ms
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		0		ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	20		20		20		ns
t _{EHEL}		Chip Enable High to Chip Enable Low	20		20		20		ns
t _{WHGL}		Write Enable High to Output Enable Low	6		6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		70		90		100	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		70		90		100	ns
t _{GLQX} ⁽¹⁾	toLZ	Output Enable Low to Output Transition	0		0		0		ns
t _{GLQV}	toE	Output Enable Low to Output Valid		30		35		45	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		30		40		40	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z		30		30		30	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	0		0		0		ns

Note: 1. Sampled only, not 100% tested




Table 10B. Read/Write Mode AC Characteristics, \overline{W} and \overline{E} Controlled (T_A = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C)

					M28	F101			
			-1	20	-1	50	-2	00	
Symbol	Alt	Parameter	V _{CC} =5	V±10%	V _{CC} =5	V±10%	V _{CC} =5	V±10%	Uni
				ROM rface		ROM face		ROM rface	
			Min	Max	Min	Max	Min	Max	
t _{VPHEL}		VPP High to Chip Enable Low	1		1		1		μs
t _{VPHWL}		V _{PP} High to Write Enable Low	1		1		1		μs
t _{WHWH3}	t _{WC}	Write Cycle Time	120		150		200		ns
tavwl	tas	Address Valid to Write Enable Low	0		0		0		ns
t _{AVEL}		Address Valid to Chip Enable Low	0		0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	60		60		75		ns
t _{ELAX}		Chip Enable Low to Address Transition	80		80		80		ns
t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	20		20		20		ns
t _{WLEL}		Write Enable Low to Chip Enable Low	0		0		0		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		0		μs
t _{GHEL}		Output Enable High to Chip Enable Low	0		0		0		μs
tovwн	t _{DS}	Input Valid to Write Enable High	50		50		50		ns
t _{DVEH}		Input Valid to Chip Enable High	50		50		50		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High (Write Pulse)	60		60		60		ns
teleh		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		70		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	10		10		10		ns
t _{EHDX}		Chip Enable High to Input Transition	10		10		10		ns
t _{WHWH1}		Duration of Program Operation	9.5		9.5		9.5		μs
t _{EHEH1}		Duration of Program Operation	9.5		9.5		9.5		μs
twhwh2		Duration of Erase Operation	9.5		9.5		9.5		ms
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		0		ns
t _{EHWH}		Chip Enable High to Write Enable High	0		0		0		ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	20		20		20		ns
tehel		Chip Enable High to Chip Enable Low	20		20		20		ns
t _{WHGL}		Write Enable High to Output Enable Low	6		6		6		μs
t _{EHGL}		Chip Enable High to Output Enable Low	6		6		6		μs
t _{AVQV}	t _{ACC}	Addess Valid to data Output		120		150		200	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	0		0		0		ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		120		150		200	ns
t _{GLQX} ⁽¹⁾	tolz	Output Enable Low to Output Transition	0		0		0		ns
t _{GLQV}	toe	Output Enable Low to Output Valid		50		55		60	ns
t _{EHQZ} ⁽¹⁾		Chip Enable High to Output Hi-Z		50		55		60	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z		30		35		40	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	0		0		0		ns

Note: 1. Sampled only, not 100% tested






<u>لرکم</u>

Figure 8. Erase Set-up and Erase Verify Commands Waveforms, W Controlled

13/23



<u>لرکم</u>

Figure 9. Erase Set-up and Erase Verify Commands Waveforms, E Controlled

14/23





Figure 10. Program Set-up and Program Verify Commands Waveforms, W Controlled

SGS-THOMSON MICROELECTRONICS



<u>لرکم</u>

Figure 11. Program Set-up and Program Verify Commands Waveforms, E Controlled

16/23




Figure 12. Erasing Flowchart

Limit: 1000 at grade 1; 6000 at grades 3 & 6.

PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.





Figure 13. Programming Flowchart

PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.



ORDERING INFORMATION SCHEME




For a list of available options (V_{CC} Range, Speed, etc...) refer to the current Memory Shortform catalogue. For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



Symb		mm			inches	
Gymb	Тур	Min	Max	Тур	Min	Max
А			4.83			0.190
A1		0.38	-		0.015	-
A2	_	-	_	_	_	_
В		0.41	0.51		0.016	0.020
B1		1.14	1.40		0.045	0.055
С		0.20	0.30		0.008	0.012
D		41.78	42.04		1.645	1.655
E		15.24	15.88		0.600	0.625
E1		13.46	13.97		0.530	0.550
e1	2.54	-	-	0.100	-	-
eA	15.24	-	-	0.600	-	_
L		3.18	3.43		0.125	0.135
S		1.78	2.03		0.070	0.080
α		0°	15°		0°	15°
N		32			32	

PDIP32 - 32 pin Plastic DIP, 600 mils width

PDIP32




<u>لرکا</u>

Symb		mm			inches	
Symb	Тур	Min	Мах	Тур	Min	Мах
А		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
E		14.86	15.11		0.585	0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
е	1.27	-	-	0.050	-	_
N		32			32	
Nd		7			7	
Ne		9			9	
СР			0.10			0.004

PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

PLCC32




SGS-THOMSON

<u>لرکا</u>

		mm			inches	
Symb	True	1		Tom	1	Maria
	Тур	Min	Мах	Тур	Min	Max
А		1.04	1.24		0.041	0.049
A1		0.05	0.20		0.002	0.008
A2		0.95	1.06		0.037	0.042
В		0.15	0.27		0.006	0.011
С		0.10	0.21		0.004	0.008
D		19.90	20.12		0.783	0.792
D1		18.24	18.49		0.718	0.728
E		7.90	8.10		0.311	0.319
е	0.50	-	_	0.020	-	-
L		0.30	0.70		0.012	0.028
α		0°	5°		0°	5°
N		32	-		32	-
CP			0.10			0.004

TSOP32 Normal Pinout - 32 lead Plastic Thin Small Outline, 8 x 20mm

TSOP32






Symb		mm			inches	
eys	Тур	Min	Мах	Тур	Min	Мах
А		1.04	1.24		0.041	0.049
A1		0.05	0.20		0.002	0.008
A2		0.95	1.06		0.037	0.042
В		0.15	0.27		0.006	0.011
С		0.10	0.21		0.004	0.008
D		19.90	20.12		0.783	0.792
D1		18.24	18.49		0.718	0.728
E		7.90	8.10		0.311	0.319
e	0.50	-	-	0.020	_	-
L		0.30	0.70		0.012	0.028
α		0°	5°		0°	5°
N		32			32	

TSOP32 Reverse Pinout - 32 lead Plastic Thin Small Outline, 8 x 20mm

TSOP32





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.





M29F040

SINGLE SUPPLY 4 Megabit (512K x 8, Sector Erase) FLASH MEMORY

- FAST ACCESS TIME: 70ns
- 5V ± 10% SUPPLY VOLTAGE for PROGRAM and ERASE OPERATIONS
- 5V ± 10% SUPPLY VOLTAGE in READ OPERATIONS
- BYTE PROGRAMMING TIME: 10µs typical
- ERASE TIME
 - Sector: 1.0 sec typical
 - Bulk: 2.5 sec typical
- PROGRAM/ERASE CONTROLLER (P/E.C.)
 - Program Byte-by-Byte
 - Data Polling and Toggle Protocol for P/E.C. Status
- MEMORY ERASE in SECTORS
 - 8 Sectors of 64K Bytes each
 - Sector Protection
 - Multisector Erase
- ERASE SUSPEND and RESUME MODES
- 100,000 PROGRAM/ERASE CYCLES per SECTOR
- LOW POWER CONSUMPTION
 - 25µA typical in Standby current
 - 8mA typical Read Current
 - Automatic CMOS Standby Mode



A0-A18	Address Inputs
DQ0-DQ7	Data Input / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
Vcc	Supply Voltage
V _{SS}	Ground




Figure 1. Logic Diagram




Figure 2A. LCC Pin Connections






Figure 2C. TSOP Reverse Pin Connections





DESCRIPTION

The M29F040 is a non-volatile memory that may be erased electrically at the sector level, and programmed Byte-by-Byte.

The interface is directly compatible with most microprocessors. PLCC32 and TSOP32 (8 x 20mm) packages are available. Both normal and reverse pin outs are available for the TSOP32 package.

Organisation

The FLASH Memory organisation is 512K x 8 bits with Address lines A0-A18 and Data Inputs/Outputs DQ0-DQ7. Memory control is provided by Chip Enable, Output Enable and Write Enable Inputs.

Erase and Program are performed through the internal Program/Erase Controller (P/E.C.).

Data Outputs bits DQ7 and DQ6 provide polling or toggle signals during Automatic Program or Erase to indicate the Ready/Busy state of the internal Program/Erase Controller.

Sectors

Erasure of the memory is in sectors. There are 8 sectors of 64K bytes each in the memory address space. Erasure of each sector takes typically 1.5 seconds and each sector can be programmed and erased over 100,000 cycles. Each sector may



Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltages	–0.6 to 7	V
Vcc	Supply Voltage	-0.6 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	-0.6 to 13.5	V

Table 2. Absolute Maximum Ratings ⁽¹⁾

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns.

separately be protected and unprotected against program and erase. Sector erasure may be suspended, while data is read from other blocks of the memory, and then resumed.

Bus Operations

Seven operations can be performed by the appropriate bus cycles, Read Array, Read Electronic Signature, Output Disable, Standby, Protect Sector, Unprotect Sector, and Write the Command of an Instruction.

Command Interface

Command Bytes can be written to a Command Interface (C.I.) latch to perform Reading (from the Array or Electronic Signature), Erasure or Programming. For added data protection, command execution starts after 4 or 6 command cycles. The first, second, fourth and fifth cycles are used to input a code sequence to the Command Interface (C.I.). This sequence is equal for all P/E.C. instructions. Command itself and its confirmation - if it applies - are given on the third and fourth or sixth cycles.

Instructions

Seven instructions are defined to perform Reset, Read Electronic Signature, Auto Program, Sector Auto Erase, Auto Bulk Erase, Sector Erase Suspend and Sector Erase Resume. The internal Program/Erase Controller (P/E.C.) handles all timing and verification of the Program and Erase instructions and provides Data Polling, Toggle, and Status data to indicate completion of Program and Erase Operations.

Instructions are composed of up to six cycles. The first two cycles input a code sequence to the Command Interface which is common to all P/E.C. instructions (see Table 7 for Command Descriptions). The third cycle inputs the instruction set up command instruction to the Command Interface. Subsequent cycles output Signature, Sector protection or the addressed data for Read operations. For added data protection, the instructions for program and sector or bulk erase require further command inputs. For a Program instruction, the fourth command cycle inputs the address and data to be programmed. For an Erase instruction (sector or bulk), the fourth and fifth cycles input a further code sequence before the Erase confirm command on the sixth cycle. Byte programming takes typically 10µs while erase is performed in typically 1.5 seconds.

Erasure of a memory sector may be suspended, in order to read data from another sector, and then resumed. Data Polling, Toggle and Error data may be read at any time, including during the programming or erase cycles, to monitor the progress of the operation. When power is first applied or if V_{CC} falls below V_{LKO} , the command interface is reset to Read Array.



Table 3. Operations

Operation	Ē	G	w	DQ0 - DQ7
Read	V _{IL}	V _{IL}	V _{IH}	Data Output
Write	VIL	VIH	VIL	Data Input
Output Disable	VIL	V _{IH}	V _{IH}	Hi-Z
Standby	V _{IH}	Х	Х	Hi-Z

Note: $X = V_{IL} \text{ or } V_{IH}$

Table 4. Electronic Signature

Code	Ē	G	w	A0	A1	A6	A9	Other Addresses	DQ0 - DQ7
Manufact. Code	VIL	VIL	VIH	VIL	VIL	V _{IL}	V _{ID}	Don't Care	20h
Device Code	VIL	VIL	Vih	Vih	VIL	VIL	VID	Don't Care	0E2h

Table 5. Sector Protection Status

Code	Ē	G	w	A0	A1	A6	A16	A17	A18	Other Addresses	DQ0 - DQ7
Protected Sector	VIL	VIL	VIH	VIL	VIH	VIL	SA	SA	SA	Don't Care	01h
Unprotected Sector	VIL	VIL	VIH	VIL	VIH	VIL	SA	SA	SA	Don't Care	00h

Note: SA = Address of sector being checked

DEVICE OPERATION

Signal Descriptions

A0-A18 Address Inputs. The address inputs for the memory array are latched during a write operation. The A9 address input is used also for the Electronic Signature read and Sector Protect verification. When A9 is raised to V_{ID} , either a Read Manufacturer Code, Read Device Code or Verify Sector Protection is enabled depending on the combination of levels on A0, A1 and A6. When A0, A1 and A6 are Low, the Electronic Signature Manufacturer code is read, when A0 is High and A1 and A6 are Low, the Device code is read, and when A1 is High and A0 and A6 are low, the Sector Protection Status is read for the sector addressed by A16, A17, A18.

DQ0-DQ7 Data Input/Outputs. The data input is a byte to be programmed or a command written to

the C.I. Both are latched when Chip Enable \overline{E} and Write Enable \overline{W} are active. The data output is from the memory Array, the Electronic Signature, the Data Polling bit (DQ7), the Toggle Bit (DQ6), the Error bit (DQ5) or the Erase Timer bit (DQ3). Ouputs are valid when Chip Enable \overline{E} and Output Enable \overline{G} are active. The output is high impedance when the chip is deselected or the outputs are disabled.

 $\overline{\mathbf{E}}$ Chip Enable. The Chip Enable activates the memory control logic, input buffers, decoders and sense amplifiers. $\overline{\mathbf{E}}$ High deselects the memory and reduces the power consumption to the standby level. $\overline{\mathbf{E}}$ can also be used to control writing to the command register and to the memory array, while $\overline{\mathbf{W}}$ remains at a low level. Addresses are then latched on the falling edge of $\overline{\mathbf{E}}$ while data is latched on the rising edge of $\overline{\mathbf{E}}$. The Chip Enable must be forced to V_{ID} during Sector Unprotect operations.



Table 6. Instructions (1)

Mne.	Instr.	Cyc.		1st Cyc.	2nd Cyc.	3rd Cyc.	4th Cyc.	5th Cyc.	6th Cyc.	7th Cyc.
RST ^(3,9)	Reset	1+	Addr. (2,6)	х	Read Memory Array until a new write cycle is initiated.					-
			Data	0F0h						
RSIG ⁽³⁾	Read Electronic Signature	3+	Addr. (2,6)	x5555h	x2AAAh	x5555h	Read Electronic Signature until a new write cycle is initiated. See Note 4.			
KSIG			Data	0AAh	55h	90h				
RSP ⁽³⁾	Read Sector Protection	3+	Addr. ^(2,6)	x5555h	x2AAAh	x5555h	Read Sector Protection until a new write			
KOF ''			Data	0AAh	55h	90h	cycle is initiated. See Note 5.			
PG	Program	4	Addr. ^(2,6)	x5555h	x2AAAh	x5555h	Program Address	Read Data Polling or Toggle Bit until Program completes.		
			Data	0AAh	55h	0A0h	Program Data			npletes.
SE	Sector Erase	6	Addr. ^(2,6)	x5555h	x2AAAh	x5555h	x5555h	x2AAAh	Sector Address	Additional Sector ⁽⁷⁾
			Data	0AAh	55h	80h	0AAh	55h	30h	30h
BE	Bulk Erase	6	Addr. (2,6)	x5555h	x2AAAh	x5555h	x5555h	x2AAAh	x5555h	Note 8
			Data	0AAh	55h	80h	0AAh	55h	10h	
ES	Erase Suspend	1	Addr. ^(2,6)	х	Read until Toggle stops, then read all the data needed from a				d from any	
20			Data	0B0h	sector(s) not being erased then Resume Erase.					
ER	Erase Resume	1	Addr. (2,6)	х	Read Data Polling or Toggle Bit until Erase completes or Eras			or Erase		
		ume '		30h	is suspended another time					

Notes: 1. Command not interpreted in this table will default to read array mode.

3. The first cycle of the RST, RSP or RSIG instruction is followed by read operations to read memory array, Status Register or

Electronic Signature codes. Any number of read cycles can occur after one command cycle. 4. Signature Address bits A0, A1, A6 at V_{IL} will output Manufacturer code (20h). Address bits A0 at V_{IH} and A1, A6 at V_{IL} will output

Device code (0E2h).
5. Protection Address: A0, A6 at V_{IL}, A1 at V_{IH} and A16, A17, A18 within the sector to be checked, will output the Sector Protection status.

6. Address bits A16, A17, A18 are don't care for coded address inputs.

7. Optional, additional sectors addresses must be entered within a 80 µs delay after last write entry, timeout status can be verified through DQ3 value. When full command is entered, read Data Polling or Toggle bit until Erase is completed or suspended.

8. Read Data Polling or Toggle bit until Erase completes.
 9. A wait time of 5μs is necessary after a Reset command, before starting any operation.



DEVICE OPERATION (cont'd)

 $\overline{\mathbf{G}}$ **Output Enable.** The Output Enable gates the outputs through the data buffers during a read operation. $\overline{\mathbf{G}}$ must be forced to V_{ID} level during Sector Protect and Sector Unprotect operations.

 $\overline{\mathbf{W}}$ Write Enable. This input controls writing to the Command Register and Address and Data latches. Addresses are latched on the falling edge of $\overline{\mathbf{W}}$, and Data Inputs are latched on the rising edge of $\overline{\mathbf{W}}$.

V_{CC} Supply Voltage. The power supply for all operations (Read, Program and Erase).

 V_{SS} Ground. V_{SS} is the reference for all voltage measurements.

Table 7. Commands

Hex Code	Command		
00h	Invalid/Reserved		
10h	Bulk Erase Confirm		
30h	Sector Erase Resume/Confirm		
80h	Set-up Erase		
90h	Read Electronic Signature/ Sector protection Status		
0A0h	Program		
0B0h	Erase Suspend		
0F0h	Reset		

Table 8. Status Register

DQ	Name	Logic Level	Definition	Note		
		'1'	Erase Complete	Indicates the P/E.C. status, check during		
7	Data Polling	'O'	Erase on Going	Program or Erase, and on completion before checking bits DQ5 for Program or		
	Foling	DQ	Program Complete	Erase Success.		
		DQ	Program on Going			
		'-1-0-1-0-1-'	Erase or Program on Going	Successive read output complementary		
6	Toggle Bit	·-0-0-0-0-0-0-0-'	Program ('0' on DQ6) Complete	data on DQ6 while Programming or Erase operations are going on. DQ6 remain at constant level when P/E.C. operations are		
		'-1-1-1-1-1-1-'	Erase or Program ('1' on DQ6) Complete	completed or Erase Suspend is acknowledged.		
5	Error Bit	'1'	Program or Erase Error	This bit is set to '1' if P/E.C. has exceded		
		'0'	Program or Erase on Going	the specified time limits.		
4	'1'					
		'0'				
	Глава	'1'	Erase Timeout Period Expired	P/E.C. Erase operation has started. Only		
3 Erase Time Bit		'O'	Erase Timeout Period on Going	possible command entry is Erase Suspend (ES). An additional sector to be erased in parallel can be entered to the P/E.C.		
2	Reserved					
1	Reserved					
0	Reserved					

Notes: Logic level '1' is High, '0' is Low. -0-1-0-0-1-1-1-0- represent bit value in successive Read operations.



Memory Sectors

The memory sectors of the M29F040 are shown in Figure 5. The memory array is divided in 8 sectors of 64K bytes. Each sector can be erased separately or any combination of sectors can be erased simultaneously. The Sector Erase operation is managed automatically by the P/E.C. The operation can be suspended in order to read from any another sector, and then resumed.

Sector Protection provides additional data security. Each sector can be separately protected or unprotected against Program or Erase. Bringing A9 and \overline{G} to V_{ID} initiates protection, while bringing A9, \overline{G} and \overline{E} to V_{ID} cancels the protection. The sector affected during protection is addressed by the inputs on A16, A17, and A18. Unprotect operation affects all sectors.

Operations

Operations are defined as specific bus cycles and signals which allow Memory Read, Command Write, Output Disable, Standby, Read Status Bits, Sector Protect/Unprotect, Sector Protection Check and Electronic Signature Read. They are shown in Tables 3, 4, 5.

Read. Read operations are used to output the contents of the Memory Array, the Status Register or the Electronic Signature. Both Chip Enable \overline{E} and Output Enable \overline{G} must be low in order to read the output of the memory. The Chip Enable input also provides power control and should be used for device selection. Output Enable should be used to gate data onto the output independent of the device selection. The data read depends on the previous command written to the memory (see instructions RST and RSIG, and Status Bits).

Write. Write operations are used to give Instruction Commands to the memory or to latch input data to be programmed. A write operation is initiated when Chip Enable \overline{E} is Low and Write Enable \overline{W} is Low with Output Enable \overline{G} High. Addresses are latched on the falling edge of \overline{W} or \overline{E} whichever occurs last. Commands and Input Data are latched on the rising edge of \overline{W} or \overline{E} whichever occurs first.

Output Disable. The data outputs are high impedance when the Output Enable \overline{G} is High with Write Enable \overline{W} High.

Standby. The memory is in standby when Chip Enable E is High and Program/Erase Controller P./E.C. is Idle. The power consumption is reduced to the standby level and the outputs are high impedance, independent of the Output Enable \overline{G} or Write Enable W inputs.

Automatic Standby. After 150ns of inactivity and when CMOS levels are driving the addresses, the chip automatically enters a pseudo standby mode

where consumption is reduced to the CMOS standby value, while outputs are still driving the bus.

Electronic Signature. Two codes identifying the manufacturer and the device can be read from the memory, the manufacturer's code for SGS-THOM-SON is 20h, and the device code is E2h for the M29F040. These codes allow programming equipment or applications to automatically match their interface to the characteristics of the particular manufacturer's product. The Electronic Signature is output by a Read operation when the voltage applied to A9 is at V_{ID} and address inputs A1 and A6 are at Low. The manufacturer code is output when the Address input A0 is Low and the device code when this input is High. Other Address inputs are ignored. The codes are output on DQ0-DQ7. This is shown in Table 4.

The Electronic Signature can also be read, without raising A9 to V_{ID} by giving the memory the instruction RSIG (see below).

Sector Protection. Each sector can be separately protected against Program or Erase. Sector Protection provides additional data security, as it disables all program or erase operations. This mode is activated when both A9 and \overline{G} are set to V_{ID} and the sector address is applied on A16, A17 and A18. Sector protection is programmed using a Presto F program like algorithm. Protection is initiated on the edge of \overline{W} falling to V_{IL}. Then after a delay of 100 μ s, the edge of \overline{W} rising to V_{IH} ends the protection operation. Protection verify is achieved by bringing \vec{G} , \vec{E} and A6 to V_{IL} while \vec{W} is at V_{IH} and A9 at V_{ID}. Under these conditions, reading the data output will yield 01h if the sector defined by the inputs on A16, A17 and A18 is protected. Any attempt to program or erase a protected sector will be ignored by the device.

Any protected sector can be unprotected to allow updating of bit contents. All sectors must be protected before an unprotect operation. Sector unprotect is activated when A9, \overline{G} and \overline{E} are at V_{ID}. The addresses inputs A6, A16, A12 must be maintained at VIH. Sector unprotect is performed through a Presto F Erase like algorithm. Unprotect is initiated by the edge of W falling to VIL. After a delay of 10ms, the edge of \overline{W} rising to V_{IH} will end the unprotection operation. Unprotect verify is achieved by bringing \overline{G} and \overline{E} to V_{IL} while A6 and \overline{W} are at V_{IH} and A9 at V_{ID}. In these conditions, reading the output data will yield 00h if the sector defined by the inputs on A16, A17 and A18 has been successfully unprotected. All combinations of A16, A17 and A18 must be addressed in order to ensure that all of the 8 sectors have been unprotected. Sector Protection Status is shown in Table 5



Table 9.	AC Measurement Conditions
----------	---------------------------

	SRAM Interface Levels	EPROM Interface Levels		
Input Rise and Fall Times	≤ 10ns	≤ 10ns		
Input Pulse Voltages	0 to 3V	0.45V to 2.4V		
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V		




Figure 3. AC Testing Input Output Waveform




Table 10. Capacitance ⁽¹⁾ $(T_A = 25 \circ C, f = 1 \text{ MHz})$

Symbol	Parameter	Test Condition	ndition Min		Unit	
CIN	Input Capacitance	$V_{IN} = 0V$		6	pF	
Соит	Output Capacitance	$V_{OUT} = 0V$		12	pF	

Note: 1. Sampled only, not 100% tested.

Instructions and Commands

The Command Interface (C.I.) latches commands written to the memory. Instructions are made up from one or more commands to perform Reset, Read Electronic Signature, Sector Erase, Bulk Erase, Program, Sector Erase Suspend and Erase Resume. Commands are made of address and data sequences. Addresses are latched on the falling edge of \overline{W} or \overline{E} and data is latched on the falling edge of \overline{W} or \overline{E} and data is latched on the rising of \overline{W} or \overline{E} . The instructions require from 1 to 6 cycles, the first or first three of which are always write operations used to initiate the command. They are followed by either further write cycles to confirm the first command or execute the command immediately. Command sequencing must be followed exactly. Any invalid combination of com-

mands will reset the device to Read Array. The increased number of cycles has been chosen to assure maximum data security. Commands are initialised by two preceding coded cycles which unlock the Command Interface. In addition, for Erase, command confirmation is again preceeded by the two coded cycles.

P/E.C. status is indicated during command execution by Data Polling on DQ7, detection of Toggle on DQ6, or Error on DQ5 and Erase Timer DQ3 bits. Any read attempt during Program or Erase command execution will automatically output those four bits. The P/E.C. automatically sets bits DQ3, DQ5, DQ6 and DQ7. Other bits (DQ0, DQ1, DQ2 and DQ4) are reserved for future use and should be masked.








Figure 5. Memory Map and Sector Address Table

Table 11. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 10\%)$

Symbol	Parameter	Test Condition	Min	Max	Unit
lu	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μA
ILO	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±1	μA
I _{CC1}	Supply Current (Read) TTL	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$		40	mA
I _{CC2}	Supply Current (Standby) TTL	Ē = V _{IH}		1	mA
I _{CC3}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μA
I _{CC4}	Supply Current (Program or Erase)	Byte program, Sector or Bulk Erase in progress		60	mA
V _{IL}	Input Low Voltage		-0.5	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 10mA		0.45	V
	Output High Voltage TTL	I _{OH} = –2.5mA	2.4		V
Vон	Output High Voltage CMOS	I _{OH} = –100µА	Vcc -0.4		V
	Output High Voltage Olivioo	I _{OH} = –2.5mA	0.85 x V _{CC}		V
V _{ID}	A9 Voltage (Electronic Signature)		11.5	12.5	V
l _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}		50	μΑ
Vlko	Supply Voltage (Erase and Program lock-out)		3.2	4.2	V



Table 12A. Read AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

					M29	F040			
				-70 ⁽³⁾		-90			
Symbol	Alt	Parameter	Test Condition	V _{CC} = 5	5V ± 5%	V _{CC} = 5	V ± 10%	Unit	
				SR. Inter	AM face	EPROM Interface			
				Min	Max	Min	Max		
t _{AVAV}	t _{RC}	Address Valid to Next Address Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	70		90		ns	
t _{AVQV}	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		70		90	ns	
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns	
t _{ELQV} ⁽²⁾	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$	70			90	ns	
t _{GLQX} ⁽¹⁾	toLZ	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns	
t _{GLQV} ⁽²⁾	toe	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		30		35	ns	
tенqx	tон	Chip Enable High to Output Transition	G = VIL	0		0		ns	
t _{EHQZ} ⁽¹⁾	t _{HZ}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$		20		20	ns	
t _{GHQX}	t _{OH}	Output Enable High to Output Transition	$\overline{E} = V_{IL}$	0		0		ns	
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$		20		20	ns	
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		ns	

Notes: 1. Sampled only, not 100% tested.

2. \overline{G} may be delayed by up to t_{ELQV} - t_{GLQV} after the falling edge of \overline{E} without increasing t_{ELQV} .

3. At grade 1 (0 to 70°C) temperature range.

Data Polling Bit DQ7. When Programming operations are in progress, this bit outputs the complement of the bit being programmed on DQ7. During Erase operation, it outputs a '0'. After completion of the operation, DQ7 will output the bit last programmed or a '1' after erasing. Data Polling is valid only effective during P/E.C. operation, that is after the fourth \overline{W} pulse for programming or after the sixth \overline{W} pulse for Erase. It must be performed at the address being programmed or at an address within the sector being erased. If the byte to be programmed belongs to a protected sector the command is ignored. If all the sectors selected for erasure are protected, DQ7 will set to '0' for about 100µs, and then return to previous addressed memory data. See Figure 9 for the Data Polling flowchart and Figure 10 for the Data Polling waveforms.

Toggle Bit DQ6. When Programming operations are in progress, successive attempts to read DQ6 will output complementary_data_DQ6 will toggle following toggling of either \overline{G} or \overline{E} when \overline{G} is low. The operation is completed when two successive reads yield the same output data. The next read will output the bit last programmed or a '1' after erasing. The toggle bit is valid only effective during P/E.C. operations, that is after the fourth \overline{W} pulse for programming or after the sixth \overline{W} pulse for Erase. If the byte to be programmed belongs to a protected sector the command will be ignored. If the sectors selected for erasure are protected, DQ6 will toggle for about 100µs and then return back to Read. See Figure 11 for Toggle Bit flowchart and Figure 12 for Toggle Bit waveforms.



Table 12B. Read AC Characteristics

(T_A = 0 to 70°C, -20 to 85°C, -40 to 85°C or -40 to 125°C)

					M29	F040		
				-120		-150		
Symbol Alt		Parameter	Test Condition	V _{CC} = 5	V ± 10%	V _{CC} = 5	V ± 10%	Unit
				EPR Inter	OM face	EPROM Interface		
				Min	Max	Min	Max	
t _{AVAV}	t _{RC}	Address Valid to Next Address Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	120		150		ns
t _{AVQV}	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		120		150	ns
t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t _{ELQV} ⁽²⁾	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$	120			150	ns
t _{GLQX} ⁽¹⁾	toLZ	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
t _{GLQV} ⁽²⁾	toe	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		55	ns
tенах	tон	Chip Enable High to Output Transition	G = VIL	0		0		ns
t _{EHQZ} ⁽¹⁾	t _{HZ}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$		30		35	ns
t _{GHQX}	t _{OH}	Output Enable High to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$		30		35	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		ns

Notes: 1. Sampled only, not 100% tested.

2. G may be delayed by up to tELQV - tGLQV after the falling edge of E without increasing tELQV.

Error bit DQ5. This bit is set to '1' by the P/E.C when there is a failure of byte programming, sector erase, or bulk erase that results in invalid data being programmed in the memory sector. In case of error in sector erase or byte program, the sector in which the error occured or to which the programmed byte belongs, must be discarded. Other sectors may still be used. Error bit resets after Reset (RST) instruction. In case of success, the error bit will set to '0' during Program or Erase and to valid data after write operation is completed.


Erase Timer bit DQ3. This bit is set to '0' by the P/E.C. when the last sector Erase command has been entered to the Command Interface and it is awaiting the Erase start. When the wait period is finished, after 80 to 120µs, DQ3 returns back to '1'.

Coded Cycles. The two coded cycles unlock the Command Interface. They are followed by a command input or a comand confirmation. The coded cycles consist of writing the data 0AAh at address 5555h during the first cycle and data 55h at address 2AAAh during the second cycle. Addresses are latched on the falling edge of \overline{W} or \overline{E} while data is latched on the rising edge of \overline{W} or \overline{E} . The coded cycles happen on first and second cycles of the command write or on the fourth and fifth cycles.

Reset (RST) instruction. The Reset instruction consists of one write operation giving the command 0F0h. It can be optionally preceded by the two coded cycles. After wait state of 5μ s, subsequent read operations will read the memory array addressed and output the read byte.







57

Table 13A. Write AC Characteristics, Write Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}C, -20 \text{ to } 85^{\circ}C, -40 \text{ to } 85^{\circ}C \text{ or } -40 \text{ to } 125^{\circ}C)$

				M29	F040		
0 mil al		Bananatan	-70) ⁽²⁾	-9	90	Unit
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V _{CC} = 5	Unit	
			SRAM I	nterface	EPROM Interface		
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	70		90		ns
telwl	tcs	Chip Enable Low to Write Enable Low	0		0		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	35		45		ns
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	30		45		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	0		0		ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		ns
tw∺w∟	twph	Write Enable High to Write Enable Low	20		20		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	45		45		ns
tgнw∟		Output Enable High to Write Enable Low	0		0		ns
t∨CHEL	t _{VCS}	V _{CC} High to Chip Enable Low	50		50		μs
t _{WHQV1} ⁽¹⁾		Write Enable High to Output Valid (Program)	10		10		μs
t _{WHQV2} ⁽¹⁾		Write Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec
t _{WHGL}	t _{OEH}	Write Enable High to Output Enable Low	0		0		ns

Notes: 1. Time is measured to Data Polling or Toggle Bit, twhav = twhav + tavvav 2. At grade 1 (0 to 70°C) temperature range.

Read Electronic Signature (RSIG) instruction. This instruction uses the two coded cycles followed by one write cycle giving the command 90h to address 5555h for command setup. A subsequent read will output the manufacturer code, the device code or the sector protection status depending on the levels of A0, A1, A6, A16, A17 and A18. The manufacturer code, 20h, is output when the addresses lines A0, A1 and A6 are Low, the device code, 0E2h is output when A0 is High with A1 and A6 Low.

Read Sector Protection. The use of Read Electronic Signature (RSIG) command also allows access to the sector protection status verify. After giving the RSIG command, A0 and A6 are set to V_{IL} with A1 at V_{IH} , while A16, A17 and A18 define the

sector of the sector to be verified. A read in these conditions will output a 01h if sector is protected and a 00h if sector is not protected.

Bulk Erase (BE) instruction. This instruction uses six write cycles. The Erase Set-up command 80h is written to address 5555h on third cycle after the two coded cycles. The Bulk Erase Confirm command 10h is written at address 5555h on sixth cycle after another two coded cycles. If the second command given is not an erase confirm or if the coded cycles are wrong, the instruction aborts and the device is reset to Read Array. It is not necessary to program the array with 00h first as the P/E.C. will automatically do this before erasing to 0FFh. Read operations after the sixth rising edge of \overline{W} or \overline{E} output the status register bits. During the execu-



Table 13B. Write AC Characteristics, Write Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

				M29	F040		
Cumbal		Banamatan	-1	20	-150		Unit
Symbol	Alt	Parameter	V _{CC} = 5	V ± 10%	V _{CC} = 5	V ± 10%	Unit
			EPROM	Interface	EPROM Interface		
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	120		150		ns
telwl	tcs	Chip Enable Low to Write Enable Low	0		0		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	50		50		ns
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	50		50		ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	0		0		ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	0		0		ns
tw∺w∟	twph	Write Enable High to Write Enable Low	20		20		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		ns
t _{WLAX}	t _{AH}	Write Enable Low to Address Transition	50		50		ns
tgнw∟		Output Enable High to Write Enable Low	0		0		ns
t∨CHEL	t _{VCS}	V _{CC} High to Chip Enable Low	50		50		μs
t _{WHQV1} ⁽¹⁾		Write Enable High to Output Valid (Program)	10		10		μs
t _{WHQV2} ⁽¹⁾		Write Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec
t _{WHGL}	t _{OEH}	Write Enable High to Output Enable Low	0		0		ns

SGS-THOMSON

Note: 1. Time is measured to Data Polling or Toggle Bit, $t_{WHQV} = t_{WHQ7V} + t_{Q7VQV}$

DEVICE OPERATION (cont'd)

tion of the erase by the P/E.C. the memory accepts only the Reset (RST) command. Read of Data Polling bit DQ7 returns '0', then '1' on completion. The Toggle Bit DQ6 toggles during erase operation and stops when erase is completed. After completion the Status Register bit DQ5 returns '1' if there has been an Erase Failure because the erasure has not been verified even after the maximum number of erase cycles have been executed.

Sector Erase (SE) instruction. This instruction uses a minimum of six write cycles. The Erase Set-up command 80h is written to address 5555h on third cycle after the two coded cycles. The Sector Erase Confirm command 30h is written on sixth cycle after another two coded cycles. During the input of the second command an address within the sector to be erased is given and latched into the memory. Additional Sector Erase confirm commands and sector addresses can be written subsequently to erase other sectors in parallel, without further coded cycles. The erase will start after an Erase timeout period of about 100µs. Thus, additional Sector Erase commands must be given within this delay. The input of a new Sector Erase command will restart the timeout period. The status of the internal timer can be monitored through the level of DQ3, if DQ3 is '0' the Sector Erase Command has been given and the timeout is running, if DQ3 is '1', the timeout has expired and the P/E.C is erasing the sector(s). Before and during Erase timeout, any command different from 30h will abort the instruction and reset the device to read array mode. It is not necessary to program the sector with 00h as the P/E.C. will do this auto-






Figure 7. Write AC Waveforms, W Controlled

Note: Address are latched on the falling edge of \overline{W} , Data is latched on the rising edge of \overline{W} .

matically before to erasing to 0FFh. Read operations after the sixth rising edge of \overline{W} or \overline{E} output the status register status bits.

During the execution of the erase by the P/E.C., the memory accepts only the ES (Erase Suspend) and RST (Reset) instructions. Data Polling bit DQ7 returns '0' while the erasure is in progress and '1' when it has completed. The Toggle Bit DQ6 toggles during the erase operation. It stops when erase is completed. After completion the Status Register bit DQ5 returns '1' if there has been an Erase Failure because erasure has not completed even after the maximum number of erase cycles have been executed. In this case, it will be necessary to input a Reset (RST) to the command interface in order to reset the P/E.C.

Program (PG) instruction. This instruction uses four write cycles. The Program command A0h is written on the third cycle after two coded cycles. A fourth write operation latches the Address on the falling edge of \overline{W} or \overline{E} and the Data to be written on its rising edge and starts the P/E.C. During the execution of the program by the P/E.C., the memory will not accept any instruction. Read operations output the status bits after the programming has started. Memory programming is made only by writing '0' in place of '1' in a Byte.

Erase Suspend (ES) instruction. The Sector Erase operation may be suspended by this instruction which consists of writing the command 0B0h without any specific address code. No coded cycles are required. It allows reading of data from another sector while erase is in progress. Erase suspend is accepted only during the Sector Erase instruction execution and defaults to read array mode. Writing this command during Erase timeout will, in addition to suspending the erase, terminate the timeout. The Toggle Bit DQ6 stops toggling when the P/E.C. is suspended. Toggle Bit status must be monitored at an address out of the sector being erased.



Table 14A. Write AC Characteristics, Chip Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

				M29	F040			
0		Barrandar	-70) ⁽²⁾	-!	9 0	11-14	
Symbol	Alt	Parameter	V _{CC} = {	$5V \pm 5\%$	V_{CC} = 5V \pm 10%		Unit	
				nterface	EPROM Interface			
			Min	Max	Min	Max		
t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	70		90		ns	
twlel	tws	Write Enable Low to Chip Enable Low	0		0		ns	
t _{ELEH}	t _{CP}	Chip Enable Low to Chip Enable High	35		45		ns	
t _{DVEH}	t _{DS}	Input Valid to Chip Enable High	30		45		ns	
t _{EHDX}	t _{DH}	Chip Enable High to Input Transition	0		0		ns	
t _{EHWH}	t _{WH}	Chip Enable High to Write Enable High	0		0		ns	
t _{EHEL}	t _{CPH}	Chip Enable High to Chip Enable Low	20		20		ns	
t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low	0		0		ns	
t _{ELAX}	t _{AH}	Chip Enable Low to Address Transition	45		45		ns	
t GHEL		Output Enable High Chip Enable Low	0		0		ns	
t _{VCHWL}	tvcs	V _{CC} High to Write Enable Low	50		50		ns	
t _{EHQV1} ⁽¹⁾		Chip Enable High to Output Valid (Program)	10		10		μs	
t _{EHQV2} ⁽¹⁾		Chip Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec	
t _{EHGL}	t _{OEH}	Chip Enable High to Output Enable Low	0		0		ns	

Notes: 1. Time is measured to Data Polling or Toggle Bit, t_{WHQV} = t_{WHQ7V} + t_{Q7VQV} 2. At grade 1 (0 to 70°C) temperature range.

DEVICE OPERATION (cont'd)

Toggle Bit will stop toggling between 0.1µs and 15µs after the Erase Suspend (ES) command has been written. The M29F040 will then automatically set to Read Memory Array mode. When erase is suspended, Read from sectors being erased will output invalid data, Read from sector not being erased is valid. During the suspension the memory will respond only to Erase Resume (ER) and Reset (RST) instructions. RST command will definitively abort erasure and result in the invalid data in the sectors being erased.

Erase Resume (ER) instruction. If an Erase Suspend instruction was previously executed, the erase operation may be resumed by giving the command 30h, at any address, and without any coded cycles.

Programing. The memory can be programmed byte-by-byte. The program sequence is started by the two coded cycles, followed by writing the Program command (0A0h) to the Command Interface. This is followed by writing the address and data byte to the memory. The Program/Erase Controller automatically starts and performs the programming after the fourth write operation. During programming the memory status is checked by reading the status bits DQ5, DQ6 and DQ7 which show the status of the P/E.C. DQ6 and DQ7 determine if programming is on going or has completed and DQ5 allows a check to be made for any possible error.



Table 14B. Write AC Characteristics, Chip Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

				M29	F040		
Cumbal	A 14	Bererreter	-1:	20	-1	50	11
Symbol	Alt	Parameter	V _{CC} = 5	V ± 10%	V _{CC} = 5	Unit	
			EPROM	Interface	EPROM Interface		
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	120		150		ns
twlel	tws	Write Enable Low to Chip Enable Low	0		0		ns
t _{ELEH}	t _{CP}	Chip Enable Low to Chip Enable High	50		50		ns
t _{DVEH}	t _{DS}	Input Valid to Chip Enable High	50		50		ns
t _{EHDX}	t _{DH}	Chip Enable High to Input Transition	0		0		ns
t _{EHWH}	t _{WH}	Chip Enable High to Write Enable High	0		0		ns
tehel	t _{CPH}	Chip Enable High to Chip Enable Low	20		20		ns
t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low	0		0		ns
t _{ELAX}	t _{AH}	Chip Enable Low to Address Transition	50		50		ns
tGHEL		Output Enable High Chip Enable Low	0		0		ns
t _{VCHWL}	t _{VCS}	V _{CC} High to Write Enable Low	50		50		ns
t _{EHQV1} ⁽¹⁾		Chip Enable High to Output Valid (Program)	10		10		μs
t _{EHQV2} ⁽¹⁾		Chip Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec
t _{EHGL}	t _{OEH}	Chip Enable High to Output Enable Low	0		0		ns

Note: 1. Time is measured to Data Polling or Toggle Bit, $t_{WHQV} = t_{WHQ7V} + t_{Q7VQV}$

Power Up

The memory Command Interface is reset on power up to Read Array. Either \overline{E} or \overline{W} must be tied to V_{IH} during Power-up to allow maximum security and the possibility to write a command on the first rising adge of \overline{E} or \overline{W} . Any write cycle initiation is blocked when V_{CC} is below $V_{LKO}.$

Supply Rails

Normal precautions must be taken for supply voltage decoupling, each device in a system should have the V_{CC} rail decoupled with a 0.1 μ F capacitor close to the V_{CC} and V_{SS} pins. The PCB trace widths should be sufficient to carry the V_{CC} program and erase currents required.






Figure 8. Write AC Waveforms, E Controlled

Note: Address are latched on the falling edge of \overline{E} , Data is latched on the rising edge of \overline{E} .



Table 15A. Data Polling and Toggle Bit AC Characteristics ⁽¹⁾ (T_A = 0 to 70°C, -20 to 85°C, -40 to 85°C or -40 to 125°C)

				M29	F040		
Symbol	Alt	Parameter	-70) ⁽³⁾	-9	Unit	
Symbol	Alt	Parameter	V _{CC} = \$	5V ± 5%	V _{CC} = 5	onit	
			SRAM I	nterface	EPROM Interface		
			Min	Max	Min	Max	
t _{WHQ7V1} ⁽²⁾		Write Enable High to DQ7 Valid (Program, W Controlled)	10		10		μs
t _{WHQ7V2} ⁽²⁾		Write Enable High to DQ7 Valid (Sector Erase, W Controlled)	1.5	30	1.5	30	sec
t _{EHQ7V1} ⁽²⁾		Chip Enabl <u>e</u> High to DQ7 Valid (Program, E Controlled)	10		10		μs
t _{EHQ7V2} ⁽²⁾		Chip Enable High to DQ7 Valid (Sector Erase, E Controlled)	1.5	30	1.5	30	sec
t _{Q7VQV}		Q7 Valid to Output Valid (Data Polling)		30		35	ns
twhqv1		Write Enable High to Output Valid (Program)	10		10		μs
twhqv2		Write Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec
t _{EHQV1}		Chip Enable High to Output Valid (Program)	10		10		μs
t _{EHQV2}		Chip Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec

Notes: 1. All other timings are defined in Read AC Characteristics table. 2. t_{WH07V} is the Program or Erase time. 3. At grade 1 (0 to 70°C) temperature range.



Table 15B. Data Polling and Toggle Bit AC Characteristics ⁽¹⁾ (T_A = 0 to 70°C, -20 to 85°C, -40 to 85°C or -40 to 125°C)

				M29	F040		
Symbol	Alt	Parameter	-1	20	1:	50	Unit
Symbol	AIL	Farameter	V _{CC} = 5	V ± 10%	V _{CC} = 5		
			EPROM	Interface	EPROM Interface		
			Min	Max	Min	Max	
t _{WHQ7V1} ⁽²⁾		Write Enable High to DQ7 Valid (Program, W Controlled)	10		10		ms
t _{WHQ7V2} ⁽²⁾		Write Enable H <u>igh</u> to DQ7 Valid (Sector Erase, W Controlled)	1.5	30	1.5	30	sec
t _{EHQ7V1} ⁽²⁾		Chip Enabl <u>e</u> High to DQ7 Valid (Program, E Controlled)	10		10		ms
t _{EHQ7V2} ⁽²⁾		Chip Enable High to DQ7 Valid (Sector Erase, E Controlled)	1.5	30	1.5	30	sec
t _{Q7VQV}		Q7 Valid to Output Valid (Data Polling)		50		55	ns
t _{WHQV1}		Write Enable High to Output Valid (Program)	10		10		μs
twhqv2		Write Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec
t _{EHQV1}		Chip Enable High to Output Valid (Program)	10		10		μs
t _{EHQV2}		Chip Enable High to Output Valid (Sector Erase)	1.5	30	1.5	30	sec

Notes: 1. All other timings are defined in Read AC Characteristics table. 2. t_{WHQ7V} is the Program or Erase time.






Figure 9. Data Polling DQ7 AC Waveforms

M29F040




Table 16. Program, Erase Times and Program, Erase Endurance Cycles (T_A = 0 to 70°C; V_{CC} = 5V \pm 10% or 5V \pm 5%)

Parameter		M29F040				
r arameter	Min	Тур	Max	- Unit		
Chip Program (Byte)		6		sec		
Bulk Erase (Preprogrammed)		2.5	30	sec		
Bulk Erase		8.5		sec		
Sector Erase (Preprogrammed)		1	30	sec		
Sector Erase		1.5		sec		
Byte Program	10		1200	μs		
Program/Erase Cycles (per Sector)	100,000			cycles		







Figure 12. Data Toggle DQ6 AC Waveforms











Figure 14. Sector Unprotecting Flow-chart

Note: 1. A6 is kept at V_H during unprotection algorithm in order to secure best unprotection verification. During all other protection status reads, A6 must be kept at V_L.



ORDERING INFORMATION SCHEME




For a list of available options (V_{CC} Range, Speed, etc...) refer to the current Memory Shortform catalogue. For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



Symb		mm			inches	
Synib	Тур	Min	Мах	Тур	Min	Мах
А		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
E		14.86	15.11		0.585	0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
е	1.27	-	-	0.050	-	_
N		32			32	
Nd		7			7	
Ne		9			9	
СР			0.10			0.004

PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

PLCC32




Drawing is not to scale



Symb		mm		inches			
cjc	Тур	Min	Мах	Тур	Min	Max	
А			1.20			0.047	
A1		0.05	0.17		0.002	0.006	
A2		0.95	1.50		0.037	0.059	
В		0.15	0.27		0.006	0.011	
С		0.10	0.21		0.004	0.008	
D		19.80	20.20		0.780	0.795	
D1		18.30	18.50		0.720	0.728	
E		7.90	8.10		0.311	0.319	
е	0.50	-	-	0.020	-	-	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N		32	•		32	•	

TSOP32 Normal Pinout - 32 lead Plastic Thin Small Outline, 8 x 20mm

TSOP32



Drawing is not to scale


28/30

SGS-THOMSON

Symb		mm		inches			
Synnb	Тур	Min	Мах	Тур	Min	Мах	
А			1.20			0.047	
A1		0.05	0.17		0.002	0.006	
A2		0.95	1.50		0.037	0.059	
В		0.15	0.27		0.006	0.011	
С		0.10	0.21		0.004	0.008	
D		19.80	20.20		0.780	0.795	
D1		18.30	18.50		0.720	0.728	
E		7.90	8.10		0.311	0.319	
е	0.50	-	-	0.020	-	_	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N		32	-		32		
CP			0.10			0.004	

TSOP32 Reverse Pinout - 32 lead Plastic Thin Small Outline, 8 x 20mm

TSOP32



Drawing is not to scale



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics or systems without express written approval of SGS-THOMSON Microelectronics.

 $\ensuremath{\mathbb{C}}$ 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

