MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

64K-BIT READ ONLY MEMORY

- 8K x 8 ORGANIZATION EDGE ENABLED OPERATION (CE)
- 250 ns ACCESS TIME, 375 ns CYCLE TIME FOR M36000-4 300 ns ACCESS TIME, 450 ns CYCLE TIME FOR M36000-5
- SINGLE +5V ±10% POWER SUPPLY
- LOW POWER DISSIPATION: 220 mW MAX ACTIVE
- LOW STANDBY POWER DISSIPATION: 35 mW MAX (CE HIGH)
- ON CHIP LATCHES FOR ADDRESSES (CONTROLLED BY CE INPUT)
- INPUTS AND THREE-STATE OUTPUTS TTL COMPATIBLE
- OUTPUT DRIVE 2 TTL LOADS AND 100 pF
- STANDARD 24 PIN DIP (EPROM PIN OUT COMPATIBLE)

The M36000 is a N--channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. This device incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with the highest possible performance, while maintaining low power dissipation and wide operating margins. The M36000 utilizes a static storage cell with clocked control periphery which allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining the chip enable (CE) input at a TTL high level. In this mode, power dissipation is reduced to typically 35 mW, as compared to unclocked devices which draw full power continuously. In system operation, a device is selected by the CE input, while all others are in a low power mode, reducing the overall system power. The edge enabled operation means greater system flexibility and an increase in system speed, making this device ideally suited for 8 bit microprocessor systems such as those which utilize the Z80. It can offer significant cost advantages over PROM. The M36000 is available in 24-lead dual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

Vi	Voltage on any pin with respect to Ground	-1 to +7	v
Ptot	Total power dissipation	1	w
T _{stq}	Storage temperature: for ceramic package	-65 to +150	°C
2	for plastic package	-55 to +125	°C
T _{op}	Operating temperature	0 to +70	°C

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating conditions of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBERS: M36000 - 4 B1	for dual in-line plastic package
M36000 - 4 D1	for dual in-line ceramic package
M36000 – 4 F1	for dual in-line ceramic package, frit-seal
M36000 - 5 B1	for dual in-line plastic package
M36000 - 5 D1	for dual in-line ceramic package
M36000 – 5 F1	for dual in-line ceramic package, frit-seal



MECHANICAL DATA (dimensions in mm)

Dual in-line plastic package



Dual in-line ceramic package, frit-seal



Dual in-line ceramic package









PIN CONNECTIONS

^7 [1	24	Vcc
^6 [2	23	^ ₿
^ ₅ [3	22] ^9
A4 [4	21	A12
A3 [5	20	D CE
A2 [6	19	A 10
A1 [7	18	A11
^ o [8	17] D7
Do [9	16	D D6
D1 [10	15] ^D 5
D ₂ [11	14] D4
GND	12	13] □ ₃
		5-3290	

BLOCK DIAGRAM





RECOMMENDED DC OPERATING CONDITIONS¹ (T_{amb} = 0 to 70° C unless otherwise specified)

Parameter		Test conditions	Values			
			Min.	Typ.	Max.	Unit
V _{cc}	Supply voltage		4.5	5	5.5	V
VIH	Input high voltage		2		V _{CC}	V
VIL	Input low voltage		-1		0.8	V

STATIC ELECTRICAL CHARACTERISTICS¹ (T_{amb} = 0 to 70°C unless otherwise specified)

Parameter			Values			
		lest conditions	Min.	Тур.	Max.	Unit
V _{он}	Output high voltage	I _{OH} = -220 μA	2.4			V
VOL	Output low voltage	I _{OL} = 3.3 mA			0.4	V
I _{LI}	Input leakage current	V ₁ = 0 to 5.5V	-10		10	μA
IL0	Output leakage current	Device unselected; $V_0 = 0$ to 5.5V	-10		10	μA
lcc1	Supply current (active) ²				40	mA
Icc2	Supply current (standby)	CE high			8	mΑ

DYNAMIC ELECTRICAL CHARACTERISTICS¹ (T_{amb} = 0 to 70°C unless otherwise specified)

Parameter		Test conditions	M36000 - 4		M36000 - 5		
			Min.	Max.	Min.	Max.	Unit
tc	Cycle time	Output load = 2 TTL gate	375		450		ns
^t CE	CE pulse width	and 100 pF,	250		300		ns
tAC	CE access time	transition times = 20 ns	-	250		300	ns
^t OFF	Output turn off delay			60		75	ns
tAH	Address hold time		60		75		ns
tAS	Address setup time		0		0		ns
tp	CE precharge time		125		150		ns

Notes:

 A minimum 100 μs time delay is required after the application of V_{CC} (+5V) before propex device operation is achieved. CE must be at V_{1H} for this time period.

2) Current is proportional to cycle rate. I CC1 is measured at the specified minimum cycle time.