MOS INTEGRATED CIRCUIT

16384-BIT DYNAMIC RANDOM ACCESS MEMORY

- RECOGNIZED INDUSTRY STANDARD 16-PIN CONFIGURATION
- 150ns ACCESS TIME, 320ns CYCLE (M 4116-2) 200ns ACCESS TIME, 375ns CYCLE (M 4116-3) 250ns ACCESS TIME, 410ns CYCLE (M 4116-4)
- ± 10% TOLERANCE ON ALL POWER SUPPLIES (+ 12V, ±5V)
- LOW POWER: 462 mW ACTIVE, 20 mW STANDBY (MAX)
- OUTPUT DATA CONTROLLED BY CAS AND UNLATCHED AT END OF CYCLE TO ALLOW TWO DIMENSIONAL CHIP SELECTION AND EXTENDED PAGE BOUNDARY
- COMMON I/O CAPABILITY USING "EARLY WRITE" OPERATION
- READ-MODIFY-WRITE, RAS-ONLY REFRESH, AND PAGE-MODE CAPABILITY
- ALL INPUTS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC CHARGE
- 128 REFRESH CYCLES
- MOSTEK 4116 PIN TO PIN REPLACEMENT
- ECL COMPATIBLE ON V_{BB} POWER SUPPLY (-5.7V)

The M 4116 is a new generation MOS dynamic random access memory circuit organized as 16384 words by 1 bit. The technology used to fabricate the M 4116 is double-poly N-channel silicon gate.

This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry through-out, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin.

Multiplexed address inputs permits the M 4116 to be packaged in a standard 16-pin DIP. The device is available in 16-lead dual in-line ceramic and plastic package.

ABSOLUTE MAXIMUM RATINGS*

	Voltage on any pin relative to V _{BB}	-0.5 to +20	v
	Voltage on V_{DD} , V_{CC} supplies relative to V_{SS}	-1 to +15	V
	$V_{BB} - V_{SS} (V_{DD} - V_{SS} > 0V)$	0	V
Top	Operating temperature	0 to +70	°C
T _{sta}	Storage temperature for ceramic package	-65 to +150	°C
	for plastic package	-55 to +125	°C
I.	Short circuit output current	50	mA
P _{tot}	Total power dissipation	1	W

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ORDERING NUMBERS: M 4116-2/3/4 B1 for dual in-line plastic package M 4116-2/3/4 F1 for dual in-line ceramic package, frit-seal



MECHANICAL DATA (dimensions in mm)



PIN CONNECTIONS

BLOCK DIAGRAM



- VDD POWER (+12V) GROUND
- Vss



RECOMMENDED DC OPERATING CONDITIONS $(T_{amb} = 0 \text{ to } 70^{\circ}\text{C})^{1}$

	Presentation		Types				
	r araineter	Min.	Тур.	Max.		NOLA	
VDD	Supply voltage	10.8	12	13.2	V	2	
Vcc	Supply voltage	4.5	5	5.5	V	2.3	
V _{SS}	Supply voltage	0	0	0	V	2	
VBB	Supply voltage	-4.5	-5	-5.7	V	2	
VIHC	Input high voltage on RAS, CAS, WRITE	2.7		7	V	2	
VIH	Input high voltage, all inputs except RAS, CAS, WRITE	2.4	-	7	V	2	
VIL	Input low voltage, all inputs	-1	-	0.8	V	2	

DC ELECTRICAL CHARACTERISTICS ($T_{amb} = 0$ to 70° C)¹, ($V_{DD} = 12V \pm 10\% V_{CC} = 5V \pm 10\%$; $V_{BB} = -5.7$ to -4.5V; $V_{SS} = 0V$)

Parameter			Турез					
		Test conditions	M 4116-2/3		M 4116-4		Unit	Note
			Min.	Max.	Min.	Max.		
I _{DD1}	Average operating current	DAG CAG		35		35	mA	4
Icc1	Average operating current	the the (min)						5
IBB1	Average operating current			200		200	μA	
DD2	Standby current			1.5		1.5	mA	
ICC2	Standby current	$BAS = V_{1HC}$ Dout = High impedance	-10	10	-10	10	μA	
IBB2	Standby current	-001		100			μA	
	Refresh average current	Befresh mode: BAS cycling		27		27	mA	4
ICC3	Refresh average current	CAS = VIHC	-10	10	-10	10	μA	
ввз	Refresh average current	$t_{RC} = t_{RC}$ (min)		200			μA	
IDD4	Page mode average current	Page mode: $RAS = V_{11}$		27		27	mA	4
Icc4	Page mode average current	CAS cycling						5
IBB4	Page mode average current	t _{PC} = t _{PC} (min)		200			μA	
I _{1(∟)}	Input leakage current	V_{BB} = -5V 0V \leq V _{IN} \leq +7V, all other pins not under test = 0 volts	-10	10	-10	10	μA	
¹ 0(L)	Output leakage current	D_{OUT} in disabled $0V \le V_{OUT} \le +5.5V$	-10	10	-10	10	μA	
Vон	Output high voltage	1 _{ΟUT} = -5 mA	2.4		2.4		V	3
Vol	Output low voltage	$I_{OUT} = 4.2 \text{ mA}$		0.4		0.4	V	3

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDIT. $(T_{amb} = 0 \text{ to } 70^{\circ}\text{C})^{1}, (V_{DD} = 12 \text{V} \pm 10\%; V_{CC} = 5 \text{V} \pm 10\%; V_{SS} = 0 \text{V}, V_{BB} = -5.7 \text{ to } -4.5 \text{V})$

M 4116

			*	Ту	pes					
Parameter			116-2	M 4	116-3	M 41	16-4	Unit	Note	
		Min.	Max.	Min.	Max.	Min.	Max.			
t _{RC}	Random read or write cycle time	375		375		410		ns	9	
tRWC	Read-write cycle time	375		375		425		ns	9	
tRMW	Read modify write cycle time	320		405		500		ns	9	
TPC	Page mode cycle time	170		225		275		ns	9	
tRAC	Access time from RAS		150		200		250	ns	10, 12	
tCAC	Access time from CAS		100		135		165	ns	11, 12	
tOFF	Output buffer turn-off delay	0	40	0	50	0	60	ns	13	
tT	Transition time (rise and fall)	3	35	3	50	3	50	ns	8	
t _{RP}	RAS precharge time	100		120		150		ns		
tRAS	RAS pulse width	150	10000	200	10000	250	10000	ns		
tRSH	RAS hold time	100		135		165		ns		
tcsH	CAS hold time	150		200		250		ns		
TRCD	RAS to CAS delay time	20	50	25	65	35	85	ns	14	
tCAS	CAS pulse width	100	10000	135	10000	165	10000	ns		
tCRP	CAS to RAS precharge time	-20		-20		-20		ns		
tASR	Row address set-up time	0		0		0		ns		
tRAH	Row address hold time	20		25		35	-8	ns		
tASC	Column address set-up time	-10		-10		-10		ns		
^t CAH	Column address hold time	45		55		75		ns		
^t AR	Column address hold time referenced to RAS	95		120		160		ns		
t _{RCS}	Read command set-up time	0		0		0		ns		
tRCH	Read command hold time	0		0		0		ns		
twch	Write command hold time	45		55		75		ns		
twcr	Write command hold time referenced to RAS	95		120		160		ns		
t _{WP}	Write command pulse width	45		55		75		ns		
tRWL	Write command to RAS lead time	50		70		85		ns		
tCWL	Write command to CAS lead time	50		70		85		ns		
t _{DS}	Data-in set-up time	0		0		0		ns	15	
tон	Data-in hold time	45		55		75		ns	15	
^t DHR	Data-in hold time referenced to RAS	95		120	- 10	160		ns		
^t CP	CAS precharge time (for page mode cycle only)	60		80		100		ns		
TREF	Refresh period		2		2		2	ms		
twcs	WRITE command set-up time	-20		-20		-20		ns	16	
tcwD	CAS to WRITE delay	60		80		90		ns	16	
tRWD	RAS to WRITE delay	110		145		175		ns	16	

Notes:

1. T_{amb} is specified here for operation at frequencies to $t_{RC} \ge t_{RC} (min)$. Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.

M 4116

- 2. All voltages referenced to V_{SS}.
- 3. Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- 4. IDD1 / IDD3 and IDD4 depend on cycle rate.
- 5. I_{CC1} and I_{CC4} depend upon output loading. During read out of high level data V_{CC} is connected through a low impedance to data out. At all other times I_{CC} consists of leakage currents only.
- 6. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 7. AC measurements assume $t_T = 5$ ns.
- $8.V_{IHC}$ (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL} .
- 9. The specifications for t_{RC} (min) and t_{RWC} (min) t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° C $\leq T_{amb} \leq 70^{\circ}$ C) is assured.
- 10. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 11. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 12. Measured with a load equivalent to 2 TTL loads and 100 pF.
- 13.t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 14.Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 15. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 17. Effective capacitance calculated from the equation $C = \frac{1 \triangle t}{\triangle v}$ with $\triangle v = 3$ volts and power supplies at nominal levels.

18. CAS = VIHC to disable DOUT:

CAPACITANCES ($T_{amb} = 0$ to 70°C; $V_{DD} = 12V \pm 10\%$; $V_{SS} = 0V$; $V_{BB} = -5.7$ to -4.5V)

	Parameter	Min.	Тур.	Max.	Unit	Notes
C _{i1}	Input capacitance (A ₀ -A ₆) DIN		4	5	рF	17
C _{i2}	Input capacitance RAS, CAS, WRITE		8	10	pF	17
Co	Output capacitance (D _{OUT})		5	7	pF	17,18



READ CYCLE



WRITE CYCLE (EARLY WRITE)







READ-WRITE/READ-MODIFY-WRITE CYCLE

"RAS-ONLY" REFRESH CYCLE





PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



[1]

DESCRIPTION

System oriented features include $\pm 10\%$ tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The M 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the M 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

A MISS

ADDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the M 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information. Note that CAS can be activated at any time after t_{RAH} and it will have no effect on the worst case data access time (t_{RAC}) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end-points result from the internal gating of CAS which are called t_{RCD} (min) and t_{RCD} (max). No data storage or reading errors will result if CAS is applied to the M 4116 at a point in time beyond the t_{RCD} (max) limit. However, access time will then be determined exclusively by the access time from CAS(t_{CAC}) rather than from RAS (t_{RAC}), and access time from RAS will be lengthened by the amount that t_{RCD} exceeds the t_{RCD} (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the D_{IN} is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, D_{IN} is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the M 4116 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until CAS is taken back to the inactive (high level) condition.



DATA OUTPUT CONTROL (continued)

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the D_{OUT} pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even through data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation – If all write operations are handled in the "early write" mode, then D_{IN} can be connected directly to D_{OUT} for a common I/O data bus.

 D_{OUT} will remain valid during a read cycle from t_{CAC} until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection – Since D_{OUT} is not latched, CAS is not required to turn off the outputs of unselected memory devices in a matrix. This means that both CAS and/or RAS can be decoded for chip selection. If both RAS and CAS are decoded, then a two dimensional (X, Y) chip select array can be realized.

Extended Page Boundary - Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column location in a single chip. (See page-mode operation).

OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} for a logic 0. The effective resistance to V_{CC} (logic 1 state) is 420Ω maximum and 135Ω typically. The resistance to V_{SS} (logic 0 state) is 95Ω maximum and 35Ω typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may have power removed without affecting the M 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

PAGE MODE OPERATION

The "Page Mode" feature of the M 4116 allows for successive memory operations at multiplie column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single M 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and the CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the $1_{DD,3}$ specification.

M 4116

POWER CONSIDERATIONS

Most of the circuitry used in the M 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle. This current characteristic of the M4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the M 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipations, the operating frequency (cycle rate) of the M 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the I_{DD1} (max) spec limit equation.

Note: The M4116 is guaranteed to have a maximum I_{DD1} requirement with an ambient temperature range from 0° to 70°C.

1 microsecond cycle, results in a reduced maximum I_{DD1} requirement of under 20 mA with an ambient temperature range from 0 to 70°C.

Although RAS and/or CAS can be decoded and used as a chip select signal for the M 4116 overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

POWER UP

The M 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, SGS-ATES recommends sequencing of power supplies such that V_{BB} is applied first and removed last. V_{BB} should never be more positive than V_{SS} when power is applied to V_{DD} .

Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).

After power is applied to be device, the M 4116 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.





Fig. 4 - Stand by current I_{DD2} at minimum cycle time. vs. ambient temperature and V_{DD} supply. $V_{BB} = -4.5V$ 6-4438 1DD2 (AU) V_{BB} = -4.5V 800 600 10.6 400 200 0 20 40 60 80 Tamb(*C)







Fig. 5 - Stand by current I_{DD2} at minimum cycle time vs. ambient temperature and V_{DD} supply, V_{BB} = -5V







Fig. 3 - I_{DD1} current at minimum cycle time vs. ambient temperature and V_{DD} supply V_{BB} = -5.5V



Fig. 6 - Stand by current I_{DD2} at minimum cycle time vs. ambient temperature and V_{DD} supply, V_{BB} = -5.5V



Fig. 9 - Access time from \overrightarrow{RAS} vs. ambient temperature and V_{DD} supply,



Fig. 10 - Cumulative 2 axis schmoo plot V_{BB} vs. V_{DD}

TWO AXIS SHMOD PLOT

TEST CONDITIONS

M 4116

COMNT COMNT COMNT COMNT	BLANK 100% 9 90% 8 80% 7 70% 6 60% 5 50% 4 40% 3 30% PATTERN ADDRESS COMPLEMENT TIMING T3 DEVICES TESTED = 49	2 20% 1	. 10% # 0%
VBBV (/>	TEMP.	- 25 °C
	Spec.		
-3. 00	·		
	9,00 11,00 13,00 15,00 VDDV (V)		
Fig. 11 -	3 axis schmoo plot V_{DD} , V_{BB} , access time		
THREE HAIS	TEST CONDITIONS		
COMNT ** DEVICE SER COMNT ** COMNT A COMNT A COMNT A	TAL NUMBER: 1 TAL NUMBER: 1 PATTERN ADDRESS COMPLEMENT IMENTAZIONI NOMINALI V IL = .8V TIMING T4	•	
VBB (V)	TRAC (NS)	spec.	region
-7 00 161 -6.75 162 -6 50 162 -5 25 162 -5 75 163 -5.75 163 -5.90 162 -5.90 162 -4.75 163 -4.50 163 -4.90 163 -3.75 163 -3.75 164 -3.25 164 -3.25 164	$\begin{array}{c} 0 \ 159 \ 0 \ 157 \ 0 \ 154 \ 0 \ 152 \ 0 \ 150 \ 0 \ 148 \ 0 \ 146 \ 0 \ 145 \ 0 \ 143 \ 0 \ 142 \ 0 \ 141 \ 0 \ 1 \\ 0 \ 150 \ 0 \ 157 \ 0 \ 154 \ 0 \ 152 \ 0 \ 150 \ 0 \ 148 \ 0 \ 146 \ 0 \ 145 \ 0 \ 144 \ 0 \ 142 \ 0 \ 141 \ 0 \ 1 \\ 0 \ 150 \ 0 \ 157 \ 0 \ 154 \ 0 \ 152 \ 0 \ 150 \ 0 \ 148 \ 0 \ 146 \ 0 \ 145 \ 0 \ 144 \ 0 \ 142 \ 0 \ 141 \ 0 \ 1 \\ 0 \ 150 \ 0 \ 157 \ 0 \ 152 \ 0 \ 150 \ 0 \ 148 \ 0 \ 147 \ 0 \ 145 \ 0 \ 144 \ 0 \ 143 \ 0 \ 142 \ 0 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 144 \ 0 \ 143 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 142 \ 0 \ 0 \ 142 \ 0 \ 0 \ 142 \ 0 \ 0 \ 144 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
9.	20 9 60 10 00 10 40 10 80 11 20 11 60 12 00 12 40 12 80 13 20 13 60 1 VDDV	.4. 00 14. 40	14 80 15.20



Fig. 12 - Access time distribution for $V_{DD} = 12V$, $V_{BB} = -5V$, $T_{amb} = 80^{\circ}C$ TEST: TRAC @80 C. & VBB=-5. 0V VDD=12. 0V 150,000 I т 160.090 T 170.000 I Takat ok ok ok ok ok ok ok ok 180.000 190.000 т 200.000 Ŧ 219.090 I 220.000 T I 230, 000 I T 240.000 I I 250, 000 T T 0123456789012345 ø 1 2 2 4 5 6 7 з Fig. 13 - Cumulative 2 axis schmoo plot of VIL(max) vs. VDD for addresses (no temperature variation is observed) TWO AXIS SHMOO PLOT TEST CONDITIONS COMNT BLANK 100% 9 90% 8 80% 7 70% 6 60% 5 50% 4 40% 3 30% 2 20% 1 10% # 0% COMNT PATTERN ADDRESS COMPLEMENT COMNT TIMING T3 COMNT DEVICES TESTED = COMNT VBB=-5V ____ -----VILV (V) 1.600 ****** TC: TEDIP m 25 1.500 1.400 #############1,2234555677788888889 1.300 #######124677788999999 1. 200 ###124789 1.100 13789 9 1. 000 0.900 0.300 0.700 0.600 Spec. 0.500 0.490 0.300 0.200 0.1.00 0.000 9. 90 11. 00 13.00 15.00 VDDV $\langle \rangle$



TEMP

255

Fig. 14 - Cumulative 2 asix schmoo plot of V_{IL(max)} vs. V_{DD} for addresses (no temperature variation is observed)

TWO AXIS SHMOD PLOT

TEST CONDITIONS

COMNT	BLANK 100% 9 90% 3 80% 7 70% 6 60% 5 50% 4 40% 3 30% 2 20% 1 10% # 0%	2
COMNT	PATTERN ADDRESS COMPLEMENT	
COMNT	TIMING T3	
CONNT	DEVICES TESTED = 49	
COMNT	V68=-5V	



VIHV (. 92		1		
2.600		1			
2,500					
2.400		Sne	ur l		
2.300		U OPA			
2.299				- 9	
2.100				8753	
2.000			1 87	7631###	
1.960			9876324	****	
1.800		3	986632#####	***	
1.700		98652	21#########	***	
1.600		97421##	*******	* * * * * * * *	
1. 560	:	9742######	* * * * * * * * * * * * *	* # # # # # #	
1. 400	35	2##########	**********	* * * * * * * *	
1.300	9731#	****	********	****	
1.200	1.####	********	*********	****	
1. 100	#####	****	*********	****	
1.000	#####	********	********	****	
	· · · · ·				
	9.00	11.00	13.00	15.00	
			VDDV	C V Y	