

3.3 - 5V, 4 Mbit (512 Kbit x 8) TIMEKEEPER® SRAM

PRELIMINARY DATA

FEATURES SUMMARY

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY, and CRYSTAL
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES:
 (V_{PFD} = Power-fail Deselect Voltage)
 - M48T512Y: V_{CC} = 4.5 to 5.5V V_{PFD} = 4.35 \pm 0.15V
 - M48T512V: $V_{CC} = 3.0$ to 3.6V $V_{PFD} = 2.85 \pm 0.15V$
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- SOFTWARE CONTROLLED CLOCK CALIBRATION FOR HIGH ACCURACY APPLICATIONS
- 10 YEARS of DATA RETENTION and CLOCK OPERATION in the ABSENCE OF POWER
- PIN and FUNCTION COMPATIBLE with INDUSTRY STANDARD 512K x 8 SRAMS
- SELF-CONTAINED BATTERY and CRYSTAL in DIP PACKAGE



January 2001

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

TABLE OF CONTENTS
SUMMARY DESCRIPTION
Signal Names (Table 1.)
DIP Connections (Figure 3.)
Block Diagram (Figure 4.)
OPERATING MODES
Read Mode 5 Operating Modes (Table 2.) 5
Read Mode AC Waveforms, Chip Enable or Output Enable Controlled (Figure 5.)
Read Mode AC Waveforms, Address Controlled (Figure 6.)
Read Mode AC Characteristics (Table 3.)6
Write Mode
Write AC Waveforms, Write Enable Controlled (Figure 7.) 7 Write AC Waveforms, Chip Enable Controlled (Figure 8.) 7
Write Mode AC Characteristics (Table 4.)
Data Retention Mode
CLOCK OPERATIONS
Reading the Clock
Setting the Clock
Stopping and Starting the Oscillator9
Calibrating the Clock
Crystal Accuracy Across Temperature (Figure 9.)
Calibration wavelonn (Figure 10.) 10 Register Map (Table 5.) 11
POWER SUPPLY DECOUPLING and UNDERSHOOT PROTECTION
Supply Voltage Protection (Figure 11.)
MAXIMUM RATING
Absolute Maximum Ratings (Table 6.)
DC AND AC PARAMETERS
AC Measurement Load Circuit (Figure 12.)
Capacitance (Table 8.)
DC Characteristics (Table 9.)
Power Down/Up Mode AC Waveforms (Figure 13.)
Power Down/Up Trip Points DC Characteristics (Table 10.)
PACKAGE MECHANICAL
PART NUMBERING
REVISION HISTORY

SUMMARY DESCRIPTION

The M48T512Y/V TIMEKEEPER RAM is a 512Kb x 8 non-volatile static RAM and real time clock organized as 524,288 words by 8 bits. The special DIP package provides a fully integrated battery back-up memory and real time clock solution.

The M48T512Y/V directly replaces industry standard 512Kb x 8 SRAMs. It also provides the nonvolatility of Flash without any requirement for special write timing or limitations on the number of writes that can be performed.

The 32 pin 600 mil DIP Hybrid houses a controller chip, SRAM, quartz crystal, and a long life lithium button cell in a single package. Figure 12, page 13 illustrates the static memory array and the quartz controlled clock oscillator. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year - compliant until the year 2100), 30, and 31 day months are made automatically. Byte 7FFF8h is the clock control register (see Table 5, page 11). This byte controls user access to the

Figure 2. Logic Diagram



clock information and also stores the clock calibration setting. The seven clock bytes (7FFFh-7FFF9h) are not the actual clock counters, they are memory locations consisting of BiPORT™ read/write memory cells within the static RAM array. The M48T512Y/V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. The M48T512Y/V also has its own Power-Fail Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the TIMEKEEPER register data and external SRAM, providing data security in the midst of unpredictable system operation. As V_{CC} falls, the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

Table 1. Signal Names

Address Inputs
Data Inputs / Outputs
Chip Enable Input
Output Enable Input
Write Enable Input
Supply Voltage
Ground
-

Figure 3. DIP Connections

A1 [A0 [DQ0 [$\begin{bmatrix} 2 & 31 \end{bmatrix} A15 \\ 3 & 30 \end{bmatrix} A17 \\ 4 & 29 \end{bmatrix} \overline{W} \\ 5 & 28 \end{bmatrix} A13 \\ 6 & 27 \end{bmatrix} A8 \\ 7 & 26 \end{bmatrix} A9 \\ 6 & M48T512Y 25 \end{bmatrix} A11 \\ 9 & M48T512V 24 \end{bmatrix} \overline{G} \\ 10 & 23 \end{bmatrix} A10 \\ 11 & 22 \end{bmatrix} \overline{E} \\ 12 & 21 \end{bmatrix} DQ7 \\ 13 & 20 \end{bmatrix} DQ6$
A1 [A0 [[11 22] Ē [12 21] DQ7
DQ0 [DQ1 [DQ2 [[14 19] DQ5
Vss [[16 17] DQ3 Al02263

Figure 4. Block Diagram



OPERATING MODES

Read Mode

The M48T512Y/V is in the Read Mode whenever \overline{W} (Write Enable) is high and \overline{E} (Chip Enable) is low. The unique address specified by the 19 Address Inputs defines which one of the 524,288 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access Time (t_{AVQV}) after the last address input signal is stable, providing the \overline{E} and \overline{G} access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be available after the latter

of the Chip Enable Access Times (t_{ELQV}) or Output Enable Access Time (t_{GLQV}). The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for Output Data Hold Time (t_{AXQX}) but will go indeterminate until the next Address Access.

Table 2. Operating Modes

Mode	V _{CC}	Ē	G	W	DQ0-DQ7	Power
Deselect		VIH	Х	Х	High Z	Standby
Write	4.5 to 5.5V	V _{IL}	Х	V _{IL}	D _{IN}	Active
Read	or 3.0 to 3.6V	VIL	VIL	VIH	D _{OUT}	Active
Read		VIL	VIH	VIH	High Z	Active
Deselect	V_{SO} to V_{PFD} (min) $^{(1)}$	Х	Х	Х	High Z	CMOS Standby
Deselect	\leq V _{SO} ⁽¹⁾	Х	Х	Х	High Z	Battery Back-up Mode

Note: $X = V_{IH}$ or V_{IL} .

1. See Table 10, page 15 for details.



Figure 5. Read Mode AC Waveforms, Chip Enable or Output Enable Controlled



Figure 6. Read Mode AC Waveforms, Address Controlled

Table 3. Read Mode AC Characteristics

		M48	F512Y	M481	512V	
Symbol	Parameter	-	70	-	Unit	
		Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time	70		85		ns
t _{AVQV} ⁽¹⁾	Address Valid to Output Valid		70		85	ns
t _{ELQV} ⁽¹⁾	Chip Enable Low to Output Valid		70		85	ns
t _{GLQV} ⁽¹⁾	Output Enable Low to Output Valid		40		55	ns
t _{ELQX} ⁽²⁾	Chip Enable Low to Output Transition	5		5		ns
t _{GLQX} ⁽²⁾	Output Enable Low to Output Transition	5		5		ns
t _{EHQZ} ⁽²⁾	Chip Enable High to Output Hi-Z		25		30	ns
t _{GHQZ} ⁽²⁾	Output Enable High to Output Hi-Z		25		30	ns
t _{AXQX} ⁽¹⁾	Address Transition to Output Transition	10		5		ns

Note: 1. $C_L = 100 pF$. 2. $C_L = 5 pF$.

Write Mode

The M48T512Y/V is in the Write Mode whenever \overline{W} (Write Enable) and \overline{E} (Chip Enable) are low state after the address inputs are stable. The start of a write is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A write is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for a minimum of t_{EHAX} from Chip Enable

or t_{WHAX} from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t_{DVWH} prior to the end of write and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on \overline{E} and \overline{G} a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.

Figure 7. Write AC Waveforms, Write Enable Controlled







		M48T512Y		M48T	512V	
Symbol	Parameter	-7	70	-85		Unit
		Min	Max	Min	Max	
t _{AVAV}	Write Cycle Time	70		85		ns
t _{AVWL}	Address Valid to Write Enable Low	0		0		ns
t _{AVEL}	Address Valid to Chip Enable Low	0		0		ns
twLwH	Write Enable Pulse Width	50		60		ns
t _{ELEH}	Chip Enable Low to Chip Enable High	55		65		ns
t _{WHAX}	Write Enable High to Address Transition	5		5		ns
t _{EHAX}	Chip Enable High to Address Transition	10		15		ns
t _{DVWH}	Input Valid to Write Enable High	30		35		ns
tDVEH	Input Valid to Chip Enable High	30		35		ns
tWHDX	Write Enable High to Input Transition	5		5		ns
t _{EHDX}	Chip Enable High to Input Transition	10		15		ns
t _{WLQZ} (1, 2)	Write Enable Low to Output Hi-Z		25		30	ns
t _{AVWH}	Address Valid to Write Enable High	60		70		ns
t _{AVE1H}	Address Valid to Chip Enable High	60		70		ns
twhqx ^(1, 2)	Write Enable High to Output Transition	5		5		ns

Table 4. Write Mode AC Characteristics

Note: 1. $C_L = 5pF$. 2. If \overline{E} goes low simultaneously with \overline{W} going low, the outputs remain in the high impedance state.

Data Retention Mode

With valid V_{CC} applied, the M48T512Y/V operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting itself when V_{CC} falls between V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance and all inputs are treated as "don't care."

Note: A power failure during a write cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below VPFD (min), the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F. The M48T512Y/V may respond to transient noise spikes on V_{CC} that cross into the deselect window during the time the device is sampling V_{CC}.Therefore, decoupling of the power supply lines is recommended. When V_{CC} drops below V_{SO}, the control circuit switches power to the internal battery, preserving data and powering the clock. The internal energy source will maintain data in the M48T512Y/V for an accumulated period of at least 10 years at room temperature. As system power rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC}. Write protection continues until V_{CC} reaches V_{PFD} (min) plus t_{ER} (min). Normal RAM operation can resume t_{ER} after V_{CC} exceeds V_{PFD} (max). Refer to Application Note (AN1012) on the ST Web Site for more information on battery life.

47/

CLOCK OPERATIONS

Reading the Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself. Updating is halted when a '1' is written to the READ bit, D6 in the Control Register (7FFF8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued. All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs 1 second after the READ bit is reset to a '0'.

Setting the Clock.

Bit D7 of the Control Register (7FFF8h) is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 5, page 11). Resetting the WRITE bit to a '0' then transfers the values of all time registers 7FFFh-7FFF9h to the actual TIME-KEEPER counters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur approximately one second later. See Application Note, AN923, (TIMEKEEP-ERS "ROLLING INTO" THE 21ST CENTURY) on the ST Web Site for more information on Century Rollover.

Note: Upon power-up, both the WRITE bit and the READ bit will be reset to '0'.

Stopping and Starting the Oscillator.

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is located at Bit D7 within 7FFF9h. Setting it to a '1' stops the oscillator. The M48T512Y/V is shipped from STMicroelectronics with the STOP bit set to a '1'. When reset to a '0', the M48T512Y/V oscillator starts after approximately one second.

Note: It is not necessary to set the WRITE bit when setting or resetting the FREQUENCY TEST bit (FT) or the STOP bit (ST).

Calibrating the Clock.

The M48T512Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The devices are factory calibrated at 25°C and tested for accuracy. Clock accuracy will not exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about ± 1.53

minutes per month. When the Calibration circuit is properly employed, accuracy improves to better than +4 ppm at 25°C. The oscillation rate of crystals changes with temperature. The M48T512Y/V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage (see Figure 10, page 10). The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down. The Calibration bits occupy the five lower order bits (D4-D0) in the Control Register 7FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 actual oscillator cycles; that is, +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register.

Assuming that the oscillator is running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month. Figure 10, page 10 illustrates a TIMEKEEPER calibration waveform.

One method for ascertaining how much calibration a given M48T512Y/V may require involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time.

Calibration values, including the number of seconds lost or gained in a given period, can be found in STMicroelectronics Application Note, "AN934 -TIMEKEEPER CALIBRATION." This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration bits. For more information on calibration (see the Application Note, "AN934 - TIMEKEEPER CALIBRA-TION" on the ST Web Site).



Figure 9. Crystal Accuracy Across Temperature

Figure 10. Calibration Waveform



Address	Data						Function/Range			
Address	D7	D6 D5 D4 D3 D2 D1 D0		D0	BCD F	ormat				
7FFFFh		10 Years				Ye	ear	Year	00-99	
7FFFEh	0	0	0	10 M	Month			Month	01-12	
7FFFDh	0	0	10 [Date	Date				Date	01-31
7FFFCh	0	0	0	0	0	0 Day			Day	01-07
7FFFBh	0	0	10 H	lours	Hours			Hour	00-23	
7FFFAh	0	1	0 Minute	S	Minutes				Minutes	00-59
7FFF9h	ST	1	0 Second	ls	Seconds				Seconds	00-59
7FFF8h	W	R	S		Calibration			Control		

Table 5. Register Map

Keys: S = SIGN Bit

R = READ Bit

W = WRITE Bit

ST = STOP Bit 0 = Must be set to zero

POWER SUPPLY DECOUPLING AND UNDERSHOOT PROTECTION

I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1µF is recommended in order to provide the needed filtering. In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC}, anode to V_{SS}). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount).





MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	-40 to 85	°C	
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds	260	°C	
V _{IO}	Input or Output Voltages	-0.3 to V _{CC} +0.3	V	
V _{CC}	Supply Voltage	M48T512Y	-0.3 to 7.0	V
VCC	Supply voltage	M48T512V	-0.3 to 4.6	V
lo	Output Current	20	mA	
PD	Power Dissipation		1	W

Note: 1. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds). *CAUTION:* Negative undershoots below –0.3V are not allowed on any pin while in the Battery Back-up mode.



DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC Measurement Conditions

Parameter	M48T512Y	M48T512V	Unit
Supply Voltage (V _{CC})	4.5 to 5.5	3.0 to 3.6	V
Ambient Operating Temperature (T _A)	0 to 70	0 to 70	°C
Load Capacitance (CL)	100	100	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Figure 12. AC Measurement Load Circuit



Table 8. Capacitance

Sy	vmbol	Parameter	Parameter Test Condition		Max	Unit
(C _{IN}	Input Capacitance	$V_{IN} = 0V$		20	pF
C	6 ⁽¹⁾	Input / Output Capacitance	V _{OUT} = 0V		20	pF

Note: Effective capacitance measured with power supply at 5V (M48T512Y) or 3.3V (M48T512V). Sampled only, not 100% tested. 1. Outputs deselected.

Symbol	Parameter		Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current		$0V \leq V_{IN} \leq V_{CC}$		±2	μA
I _{LO} ⁽¹⁾	Output Leakage Current		$0V \leq V_{OUT} \leq V_{CC}$		±2	μA
l	Quantu Quant	M48T512Y	Outputs open		115	mA
Icc	Supply Current	M48T512V	Outputs open	60	60	mA
l	Supply Current (Stondby) TTI	M48T512Y	$\overline{E} = V_{IH}$		8	mA
ICC1	Supply Current (Standby) TTL	M48T512V	E = V _{IH}		4	mA
		M48T512Y	$\overline{E} = V_{CC} - 0.2V$		4	mA
I _{CC2}	Supply Current (Standby) CMOS	M48T512V	$\overline{E} = V_{CC} - 0.2V$		3	mA
Ma		M48T512Y		-0.3	0.8	V
VIL	Input Low Voltage	M48T512V		-0.3	0.4	V
VIH	Input High Voltage			2.2	V _{CC} +0.3	V
V _{OL}	Output Low Voltage		I _{OL} = 2.1mA		0.4	V
M	Outrast Link Matters	M48T512Y	$I_{OH} = -1mA$	2.4		V
V _{OH}	Output High Voltage	M48T512V	I _{OH} = -1mA	2.2		V

57

Table 9. DC Characteristics

Note: 1. Outputs deselected.

14/19





Table 10. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter		Min	Тур	Max	Unit
M		M48T512Y	4.2	4.35	4.5	V
V _{PFD}	Power-fail Deselect Voltage	M48T512V	2.7	2.9	3.0	V
Vee	V _{SO} Battery Back-up Switchover Voltage	M48T512Y		3.0		V
V SO		M48T512V		V _{PFD} –100mV		V
t _{DR} ⁽¹⁾	Expected Data Retention Time		10			YEARS

Note: All voltages referenced to V_{SS}. 1. At 25°C.

Table 11. Power Down/Up AC Characteristics

Symbol	Parameter	Min	Max	Unit	
t _F ⁽¹⁾	V_{PFD} (max) to V_{PFD} (min) V_{CC} Fall Time		300		μs
. (2)	V_{PFD} (min) to V_{SS} V_{CC} Fall Time	M48T512Y	10		μs
t _{FB} ⁽²⁾		M48T512V	150		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time		10		μs
t _{RB}	V _{SS} to V _{PFD} (min) V _{CC} Rise Time		1		μs
t _{WP}	Write Protect Time on V _{CC} = V _{PFD}		40	150	μs
t _{ER}	E Recovery Time		40	200	ms

Note: 1. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after VCC passes V_{PFD} (min). 2. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.



PACKAGE MECHANICAL





Note: Drawing is not to scale.

Symb	mm			inches		
	Тур	Min	Мах	Тур	Min	Max
А		9.27	9.52		0.365	0.375
A1		0.38	-		0.015	_
В		0.43	0.59		0.017	0.023
С		0.20	0.33		0.008	0.013
D		42.42	43.18		1.670	1.700
E		18.03	18.80		0.710	0.740
e1		2.29	2.79		0.090	0.110
e3		34.29	41.91		1.350	1.650
eA		14.99	16.00		0.590	0.630
L		3.05	3.81		0.120	0.150
S		1.91	2.79		0.075	0.110
Ν		32			32	

57

Table 12. PMDIP32 - 32 pin Plastic Module DIP, Package Mechanical Data

PART NUMBERING

Table 13. Ordering Information Scheme

M48T	512Y	-70	PM	1
	M48T	M48T 512Y	M48T 512Y -70	M48T 512Y70 PM

1 = 0 to 70 °C

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

REVISION HISTORY

Table 14. Document Revision History

Date	Revision Details
June 1998	First Issue
12/03/99	M48T512Y: V_{PFD} (Min) changed AC Measurement Load Circuit changed (Figure 12) t_{FB} changed (Figure 13, Table 11) t_{RB} changed (Figure 13, Table 11)
11/17/00	Document layout changed
12/11/00	Document in Classic v2.1 template



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2001 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com