

M48Z02 M48Z12

CMOS 2K x 8 ZEROPOWER SRAM

- INTEGRATED ULTRA LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT and BATTERY
- UNLIMITED WRITE CYCLES
- READ CYCLE TIME EQUALS WRITE CYCLE TIME
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- CHOICE of TWO WRITE PROTECT VOLTAGES:
 - M48Z02: $4.5V \leq V_{PFD} \leq 4.75V$
 - M48Z12: 4.2V \leq V_{PFD} \leq 4.5V
- SELF CONTAINED BATTERY in the CAPHAT DIP PACKAGE
- 10 YEARS of DATA RETENTION in the ABSENCE of POWER
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 2K x 8 SRAMs

PCDIP24 (PC) Battery CAPHAT

Figure 1. Logic Diagram



DESCRIPTION

The M48Z02,12 ZEROPOWER[®] RAM is a 2K x 8 non-volatile static RAM which is pin and functional compatible with the MK48Z02,12.

A special 24 pin 600mil DIP CAPHAT[™] package houses the M48Z02,12 silicon with a long life lithium button cell to form a highly integrated battery backed-up memory solution.

Table 1. Signal Names

A0-A10	Address Inputs		
DQ0-DQ7	Data Inputs / Outputs		
Ē	Chip Enable		
G	Output Enable		
$\overline{\mathbf{w}}$	Write Enable		
Vcc	Supply Voltage		
V _{SS}	Ground		

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature grade 1 grade 6	0 to 70 -40 to 85	°C
T _{STG}	Storage Temperature (V _{CC} Off)	-40 to 85	°C
V _{IO}	Input or Output Voltages	–0.3 to 7	V
V _{CC}	Supply Voltage	–0.3 to 7	V
lo	Output Current	20	mA
PD	Power Dissipation	1	w

 Table 2. Absolute Maximum Ratings

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability. *CAUTION:* Negative undershoots below –0.3 volts are not allowed on any pin while in the Battery Back-up mode.

Mode	Vcc	Ē	G	w	DQ0-DQ7	Power
Deselect		VIH	Х	Х	High Z	Standby
Write	4.75V to 5.5V or	VIL	Х	VIL	D _{IN}	Active
Read	4.5V to 5.5V	VIL	VIL	ViH	Dout	Active
Read		VIL	VIH	ViH	High Z	Active
Deselect	V_{SO} to V_{PFD} (min)	Х	Х	Х	High Z	CMOS Standby
Deselect	$\leq V_{SO}$	Х	Х	Х	High Z	Battery Back-up Mode

Table 3. Operating Modes

Note: X = V_{IH} or V_{IL}

Figure 2. DIP Pin Connections

A1 7 M48Z12 18 E A0 8 17 DQ7 DQ0 9 16 DQ6 DQ1 10 15 DQ5 DQ2 11 14 DQ4 VSS 12 13 DQ3 Al01187

DESCRIPTION (cont'd)

The M48Z02,12 button cell has sufficient capacity and storage life to maintain data and clock functionality for an accumulated time period of at least 10 years in the absence of power over the operating temperature range.

The M48Z02,12 is a non-volatile pin and function equivalent to any JEDEC standard 2K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The M48Z02,12 also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below approximately 3V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Figure 3. Block Diagram



READ MODE

The M48Z02,12 is in the Read Mode whenever \overline{W} (Write Enable) is high and \overline{E} (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs defines which one of the 2,048 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within tavav (Address Access Time) after the last address input signal is stable, providing that the \overline{E} and \overline{G} access times are not met, valid data will be available after the latter of the Chip Enable Access Time (t_{ELQV}) or Output Enable Access Time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for t_{AXQX} (Output Data Hold Time) but will go indeterminate until the next Address Access.

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0.6V to 2.4V
Input and Output Timing Ref. Voltages	0.8V to 2.2V

Note that $\ensuremath{\mathsf{Output}}$ Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit





Table 4.	Capacitance ⁽¹⁾	(T _A = 25 °C)
----------	----------------------------	--------------------------

Symbol	Parameter	Test Condition	Min	Мах	Unit
CIN	Input Capacitance	V _{IN} = 0V		10	pF
C _{IO} ⁽²⁾	Input / Output Capacitance	V _{OUT} = 0V		10	pF

Notes: 1. Effective capacitance calculated from the equation $C = I\Delta t / \Delta V$ with $\Delta V = 3V$ and power supply at 5V. 2. Outputs deselected

Table 5. DC Characteristics ($T_A = 0$ to 70°C or -40 to 85°C; $V_{CC} = 4.75V$ to 5.5V or 4.5V to 5.5V)

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μA
Ilo ⁽¹⁾	Output Leakage Current	$0V \leq V_{\text{OUT}} \leq V_{\text{CC}}$		±5	μΑ
lcc	Supply Current	Outputs open		80	mA
Icc1	Supply Current (Standby) TTL	Ē = V _{IH}		3	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2.2	V _{CC} + 0.3	V
Vol	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
Vон	Output High Voltage	I _{OH} = –1mA	2.4		V

Note: 1. Outputs Deselected.

Table 6	Power Down/Up	Trip Points DC Characteristics	⁽¹⁾ (T _A = 0 to 70°C or -40 to 85°C)
---------	---------------	--------------------------------	--

Symbol	Parameter	Min	Тур	Мах	Unit
Vpfd	Power-fail Deselect Voltage (M48Z02)	4.5	4.6	4.75	V
V _{PFD}	Power-fail Deselect Voltage (M48Z12)	4.2	4.3	4.5	V
V _{SO}	Battery Back-up Switchover Voltage		3.0		V
t _{DR}	Expected Data Retention Time	10			YEARS

Note: 1. All voltages referenced to Vss.

Symbol	Parameter	Min	Мах	Unit
t PD	\overline{E} or \overline{W} at V_{IH} before Power Down	0		μs
t⊧ ⁽¹⁾	$V_{\text{PFD}}\left(\text{max}\right)$ to $V_{\text{PFD}}\left(\text{min}\right)V_{\text{CC}}$ Fall Time	300		μs
t _{FB} ⁽²⁾	V _{PFD} (min) to V _{SO} V _{CC} Fall Time	10		μs
t₽	VPFD(min) to VPFD (max) V _{CC} Rise Time	0		μs
₽₽₽	V _{SO} to V _{PFD} (min) V _{CC} Rise Time	1		μs
	\overline{E} or \overline{W} at V _{IH} after Power Up	2		ms

Table 7. Power Down/Up Mode AC Characteristics (T_A = 0 to 70°C or -40 to 85°C)

Notes: 1. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 50 µs after

 V_{CC} passes V_{FD} (min). 2. V_{PFD} (min) to V_{SO} fall time of less than t_{FB} may cause corruption of RAM data.





Note: Inputs may or may not be recognized at this time. Caution should be taken to keep \overline{E} high as V_{CC} rises past V_{PFD}(min). Some systems may performs inadvertent write cycles after V_{CC} rises above V_{PFD}(min) but before normal system operations begins. Even though a power on reset is being applied to the processor a reset condition may not occur until after the system clock is running.



Table 8. Read Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

		M48Z02 / 12						
Symbol	Parameter	-120		-150		-200		Unit
		Min	Мах	Min	Мах	Min	Мах	
t _{AVAV}	Read Cycle Time	120		150		200		ns
t _{AVQV}	Address Valid to Output Valid		120		150		200	ns
t _{ELQV}	Chip Enable Low to Output Valid		120		150		200	ns
tGLQV	Output Enable Low to Output Valid		75		75		80	ns
t _{ELQX}	Chip Enable Low to Output Transition	10		10		10		ns
t _{GLQX}	Output Enable Low to Output Transition	5		5		5		ns
t _{EHQZ}	Chip Enable High to Output Hi-Z		30		35		40	ns
t GHQZ	Output Enable High to Output Hi-Z		30		35		40	ns
t _{AXQX}	Address Transition to Output Transition	5		5		5		ns

Figure 6. Read Mode AC Waveforms



Table 9. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

Symbol	Parameter	M48Z02 / 12						
		-120		-150		-200		Unit
		Min	Max	Min	Мах	Min	Мах	
t _{AVAV}	Write Cycle Time	120		150		200		ns
tavvu	Address Valid to Write Enable Low	0		0		0		ns
tavel	Address Valid to Chip Enable Low	0		0		0		ns
tw∟wн	Write Enable Pulse Width	75		90		120		ns
teleh	Chip Enable Low to Chip Enable High	75		90		120		ns
t _{WHAX}	Write Enable High to Address Transition	10		10		10		ns
t _{EHAX}	Chip Enable High to Address Transition	10		10		10		ns
t _{DVWH}	Input Valid to Write Enable High	35		40		60		ns
t _{DVEH}	Input Valid to Chip Enable High	35		40		60		ns
twhdx	Write Enable High to Input Transition	5		5		5		ns
t _{EHDX}	Chip Enable High to Input Transition	5		5		5		ns
t _{WLQZ}	Write Enable Low to Output Hi-Z		40		50		60	ns
tavwh	Address Valid to Write Enable High	90		120		140		ns
t _{AVEH}	Address Valid to Chip Enable High	90		120		140		ns
twhax	Write Enable High to Output Transition	10		10		10		ns

WRITE MODE

The M48Z02,12 is in the Write Mode whenever \overline{W} and \overline{E} are active. The start of a write is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A write is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for minimum of

 $t_{\text{EHAX}} \text{ from Chip Enable or } t_{\text{WHAX}} \text{ from Write Enable} \\ \text{prior to the initiation of another read or write cycle.} \\ \text{Data-in must be valid } t_{\text{DVWH}} \text{ prior to the end of write} \\ \text{and remain valid for } t_{\text{WHDX}} \text{ afterward.} \overline{G} \text{ should be} \\ \text{kept high during write cycles to avoid bus contention; although, if the output bus has been activated} \\ \text{by a low on E and } \overline{G}, \text{ a low on W will disable the} \\ \text{outputs } t_{\text{WLQZ}} \text{ after W falls.} \\ \end{cases}$





Figure 7. Write Enable Controlled, Write AC Waveforms

Figure 8. Chip Enable Controlled, Write AC Waveforms





DATA RETENTION MODE

With valid V_{CC} applied, the M48Z02,12 operates as a conventional BYTEWIDETM static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD}(max), V_{PFD}(min) window. All outputs become high impedance, and all inputs are treated as "don't care."

Note: A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below $V_{PFD}(min)$, the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F . The M48Z02,12 may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

The power switching circuit connects external V_{CC} to the RAM and disconnects the battery when V_{CC} rises above V_{SO}. As V_{CC} rises, the battery voltage is checked. If the voltage is too low, an internal Battery Not OK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after the first write, and normal RAM <u>operation</u> resumes. Figure 9 illustrates how a BOK check routine could be structured.

POWER-UP READ DATA AT ANY ADDRESS WRITE DATA COMPLEMENT BACK TO SAME ADDRESS READ DATA AT SAME ADDRESS AGAIN ISDATA NO (BATTERY LOW) COMPLEMENT OFFIRST READ? NOTIFY SYSTEM (BATTERY OK) YES OF LOW BATTERY (DATA MAY BE CORRUPTED) WRITE ORIGINAL DATA BACK TO SAME ADDRESS CONTINUE AI00607



M48Z02, M48Z12

ORDERING INFORMATION SCHEME



For a list of available options (Supply Voltage, Speed, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



mm			inches				
Тур	Min	Max	Тур	Min	Мах		
	8.89	9.65		0.350	0.380		
	0.38	0.76		0.015	0.030		
	8.36	8.89		0.329	0.350		
	0.38	0.53		0.015	0.021		
	1.14	1.78		0.045	0.070		
	0.20	0.31		0.008	0.012		
	34.29	34.80		1.350	1.370		
	17.83	18.34		0.702	0.722		
	2.29	2.79		0.090	0.110		
	25.15	30.73		0.990	1.210		
	15.24	16.00		0.600	0.630		
	3.05	3.81		0.120	0.150		
	Тур	8.89 0.38 8.36 0.38 1.14 0.20 34.29 17.83 2.29 25.15 15.24	8.89 9.65 0.38 0.76 8.36 8.89 0.38 0.53 1.14 1.78 0.20 0.31 34.29 34.80 17.83 18.34 2.29 2.79 25.15 30.73 15.24 16.00	8.89 9.65 0.38 0.76 8.36 8.89 0.38 0.53 1.14 1.78 0.20 0.31 34.29 34.80 17.83 18.34 2.29 2.79 25.15 30.73 15.24 16.00	8.89 9.65 0.350 0.38 0.76 0.015 8.36 8.89 0.329 0.38 0.53 0.015 1.14 1.78 0.045 0.20 0.31 0.008 34.29 34.80 1.350 17.83 18.34 0.702 2.29 2.79 0.090 25.15 30.73 0.990 15.24 16.00 0.600		

PCDIP24 - 24 pin Plastic DIP, battery CAPHAT

PCDIP24





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

® ZEROPOWE R is a registered trademark of SGS-THOMSON Microelectronics ™ CAPHAT and BYTEWIDE are trademarks of SGS-THOMSON Microelectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

