

LED DISPLAY DRIVERS

- M5450 34 OUTPUTS/15mA SINK
- M5451 35 OUTPUTS/15mA SINK
- CURRENT GENERATOR OUTPUTS (NO EXTERNAL RESISTORS REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- ENABLE (ON M5450)
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY

Application examples :

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

DESCRIPTION


The M5450 and M5451 are monolithic MOS integrated circuits produced with an N-channel silicon gate technology. They are available in 40-pin dual in-line plastic packages.

A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to V_{DD} or to a separate supply of 13.2V maximum.



DIP-40


ORDER CODES : M5450B7
M5451B7




PLCC44

ORDER CODES : M5450C7
M5451C7

Figure 1 : Block Diagram.



PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	- 0.3 to 15	V
V _I	Input Voltage	- 0.3 to 15	V
V _{O(off)}	Off State Output Voltage	15	V
I _O	Output Sink Current	40	mA
P _{tot}	Total Package Power Dissipation at 25°C at 85°C	1 560	W mW
T _j	Junction Temperature	150	°C
T _{op}	Operating Temperature Range	- 25 to 85	°C
T _{stg}	Storage Temperature Range	- 65 to 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

FUNCTIONAL DESCRIPTION

Both the M5450 and the M5451 are specially designed to operate 4 or 5-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, se-

rial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display.

Outputs change only if the serial data bits differ from the previous time.

Display brightness is determined by control of the output current LED displays.

A 1nF capacitor should be connected to brightness control, pin 19, to prevent possible oscillations.

A block diagram is shown in figure 1. For the M5450 a DATA ENABLE is used instead of the 35th output. The DATA ENABLE input is a metal option for the M5450.

The output current is typically 20 times greater than the current into pin 19, which is set by an external variable resistor. There is an internal limiting resistor of 400Ω nominal value.

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate LED.

Figure 3 shows the timing relationship between Data, Clock and DATA ENABLE.

A max clock frequency of 0.5MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output or operate the part at higher than 1V V_{OUT}.

The following equation can be used for calculations.

$$T_j = [(V_{OUT}) (I_{LED}) (\text{No. of segments}) + (V_{DD} 7\text{mA})] (124^\circ\text{C/W}) + T_{amb}$$

where :

T_j = junction temperature (150°C max)

V_{OUT} = the voltage at the LED driver outputs

I_{LED} = the LED current

124°C/W = thermal coefficient of the package

T_{amb} = ambient temperature

The above equation was used to plot figure 4, 5 and 6.

STATIC ELECTRICAL CHARACTERISTICS (T_{amb} within operating range, $V_{DD} = 4.75\text{V}$ to 13.2V, $V_{SS} = 0\text{V}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		4.75		13.2	V
I_{DD}	Supply Current	$V_{DD} = 13.2\text{V}$			7	mA
V_i	Input Voltage Logical "0" Level Logical "1" Level	$\pm 10\mu\text{A}$ Input Bias $4.75 \leq V_{DD} \leq 5.25$ $V_{DD} > 5.25$	- 0.3 2.2 $V_{DD}-2$		0.8 V_{DD} V_{DD}	V V V
I_B	Brightness Input Current (note 2)		0		0.75	mA
V_B	Brightness Input Voltage (pin 19)	Input Current = 750μA	3		4.3	V
$V_{O(off)}$	Off State Out. Voltage				13.2	V
I_O	Out. Sink Current (note 3) Segment OFF Segment ON	$V_O = 3\text{V}$ $V_O = 1\text{V}$ (note 4) Brightness In. = 0μA Brightness In. = 100μA Brightness In. = 750μA	0 2 12	2.7 15	10 4 25	μA mA mA
f_{clock}	Input Clock Frequency		0		0.5	MHz
I_O	Output Matching (note 1)				± 20	%

- Notes :
1. Output matching is calculated as the percent variation from $I_{max} + I_{min}/2$.
 2. With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.
 3. Absolute maximum for each output should be limited to 40mA.
 4. The V_O voltage should be regulated by the user. See figures 5 and 6 for allowable V_O versus I_O operation.

Figure 2 : Input Data Format.




Figure 3.




Figure 4.




Figure 5.







Figure 6.



TYPICAL APPLICATIONS


BASIC ELECTRONICALLY TUNED RADIO OR TV SYSTEM.



DUPLEXING 8 DIGITS WITH ONE M5450.

POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a) In the application R must be chosen taking into account the worst operating conditions.



R is determined by the maximum number of segments activated

$$R = \frac{V_C - V_{D \text{ MAX}} - V_{O \text{ MIN}}}{N_{\text{MAX}} \cdot I_D}$$

The worst case condition for the device is when roughly half of the maximum number of segments are activated.


It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments.

In this case the current variation in the single resistor is reduced and P_{tot} limited.

b) In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC depends, in a first approximation, only on the number of segments activated.



c) In this configuration $V_{\text{OUT}} + V_D$ is constant. The total power dissipation of the IC depends only on the number of segments activated.

