

M5450 M5451

LED DISPLAY DRIVERS

- M5450 34 OUTPUTS/15mA SINK
- M5451 35 OUTPUTS/15mA SINK
- CURRENT GENERATOR OUTPUTS (NO EX-TERNAL RESISTORS REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- ENABLE (ON M5450)
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY

Application examples :

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

DESCRIPTION

The M5450 and M5451 are monolithic MOS integrated circuits produced with an N-channel silicon gate technology. They are available in 40-pin dual in-line plastic packages.

A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to V_{DD} or to a separate supply of 13.2V maximum.



Figure 1 : Block Diagram.



PIN CONNECTION

~		Yes also	~	
	E .			39 OUTPUT BIT 1
				E .
				38 OUTPUT BIT 2
		OUTPUT BIT 15 () 4		37 JOUTPUT BIT 2
	36 OUTPUT BIT 22	OUTPUT BIT 14 [5		36] OUTPUT BIT 2
	35 OUTPUT BIT 23	OUTPUT BIT 13[6		35 JOUTPUT BIT 2
	34 OUTPUT BIT 24	OUTPUT BIT 12 [7		34 JOUTPUT BIT2
	33 OUTPUT BIT 25	OUTPUT BIT 11 [8		33 OUTPUT BIT 2
	32 OUTPUT BIT 26	OUTPUT BIT 10 [9		32 JOUTPUT BIT 2
M5450	31] OUTPUT BIT 27	OUTPUT BIT 9 [10	M5451	31 JOUTPUT BIT 2
	30 OUTPUT BIT 28	OUTPUT BIT 8 [11		30 JOUTPUT BIT 2
	29 OUTPUT BIT 29	OUTPUT BIT 7 [12		29 OUTPUT BIT 2
	28 OUTPUT BIT 30	OUTPUT BIT 6 [13		28 JOUTPUT BIT 3
	27] OUTPUT BIT 31	OUTPUT BIT 5 [14		27 JOUTPUT BIT 3
	26 OUTPUT BIT 32	OUTPUT BIT 4 [15		26 OUTPUT BIT 3
	25 OUTPUT BIT 33	OUTPUT BIT 3 (16		25 JOUTPUT BIT 3
	24 OUTPUT BIT 34	OUTPUT BIT 2 (117		24 DOUTPUT BIT 3
	230 DATA ENABLE			23 OUTPUT BIT 3
		BRIGHTNESS 119		22 DATA II
	r	CONTROL		210 CLOCK II
		DD 20		
	1305			.5796
		34 JOUTPUT BIT 24 33 JOUTPUT BIT 25 32 JOUTPUT BIT 26 30 JOUTPUT BIT 27 30 JOUTPUT BIT 28 29 JOUTPUT BIT 30 27 JOUTPUT BIT 31 26 JOUTPUT BIT 32 25 JOUTPUT BIT 33 24 JOUTPUT BIT 34 23 DATA ENABLE 22 DATA IN 21 CLOCK IN	39 OUTPUT BIT 19 OUTPUT BIT 17 2 36 OUTPUT BIT 20 OUTPUT BIT 16 3 37 IOUTPUT BIT 21 OUTPUT BIT 15 4 36 IOUTPUT BIT 21 OUTPUT BIT 15 4 36 IOUTPUT BIT 22 OUTPUT BIT 14 5 36 IOUTPUT BIT 23 OUTPUT BIT 14 5 36 IOUTPUT BIT 23 OUTPUT BIT 14 5 37 IOUTPUT BIT 23 OUTPUT BIT 14 5 36 IOUTPUT BIT 23 OUTPUT BIT 12 7 37 IOUTPUT BIT 24 OUTPUT BIT 12 7 38 IOUTPUT BIT 25 OUTPUT BIT 12 7 39 IOUTPUT BIT 26 OUTPUT BIT 16 8 31 IOUTPUT BIT 26 OUTPUT BIT 9 10 30 IOUTPUT BIT 26 OUTPUT BIT 7 12 28 IOUTPUT BIT 29 OUTPUT BIT 7 12 28 IOUTPUT BIT 30 OUTPUT BIT 3 14 26 IOUTPUT BIT 32 OUTPUT BIT 3 14 26 IOUTPUT BIT 33 OUTPUT BIT 3 16	39 OUTPUT BIT 19 OUTPUT BIT 17 2 38 OUTPUT BIT 20 OUTPUT BIT 16 3 37 IOUTPUT BIT 21 OUTPUT BIT 15 4 36 IOUTPUT BIT 22 OUTPUT BIT 14 5 36 IOUTPUT BIT 23 OUTPUT BIT 14 5 36 IOUTPUT BIT 23 OUTPUT BIT 14 5 35 IOUTPUT BIT 23 OUTPUT BIT 13 6 34 IOUTPUT BIT 24 OUTPUT BIT 12 7 33 IOUTPUT BIT 25 OUTPUT BIT 16 9 32 IOUTPUT BIT 26 OUTPUT BIT 16 9 33 IOUTPUT BIT 26 OUTPUT BIT 9 10 M5451 30 IOUTPUT BIT 27 OUTPUT BIT 7 12 28 IOUTPUT BIT 20 OUTPUT BIT 7 12 28 IOUTPUT BIT 30 OUTPUT BIT 5 14 26 IOUTPUT BIT 32 OUTPUT BIT 32 ITPUT BIT 32 16 27 IOUTPUT BIT 33 OUTPUT BIT 2 17 12 28 IOUTPUT BIT 34 OUTPUT BIT 32 16 16 24

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	- 0.3 to 15	V
V ₁	Input Voltage	- 0.3 to 15	V
Vo(off)	Off State Output Voltage	15	V
10	Output Sink Current	40	mA
Ptot	Total Package Power Dissipation at 25°C at 85°C	1 560	W mW
T,	Junction Temperature	150	°C
Top	Operating Temperature Range	- 25 to 85	°C
Tstg	Storage Temperature Range	- 65 to 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

FUNCTIONAL DESCRIPTION

Both the M5450 and the M5451 are specially designed to operate 4 or 5-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display.



Outputs change only if the serial data bits differ from the previous time.

Display brightness is determined by control of the output current LED displays.

A 1nF capacitor should be connected to brightness control, pin 19, to prevent possible oscillations.

A <u>block diagram is</u> shown in figure 1. For the M5450 a DATA ENABLE is used instead of the 35th output. The DATA ENABLE input is a metal option for the M5450.

The output current is typically 20 times greater than the current into pin 19, which is set by an external variable resistor. There is an internal limiting resistor of 400Ω nominal value.

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate LED.

Figure 3 shows the timing relationship between Data, Clock and DATA ENABLE.

A max clock frequency of 0.5MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output or operate the part at higher than 1V V_{OUT} .

The following equation can be used for calculations.

$$T_{j} = [(V_{OUT}) (I_{LED}) (No. of segments) + (V_{DD} 7mA)] (124°C/W) + T_{amb}$$

where :

T_j = junction temperature (150°C max)

Vour = the voltage at the LED driver outputs

ILED = the LED current

124°C/W = thermal coefficient of the package

Tamb = ambient temperature

The above equation was used to plot figure 4, 5 and 6.

STATIC ELECTRICAL	CHARACTERISTICS	5 (1 _{amb}	within oper	rating range,	$V_{DD} = 4.$	75V to	
13.2V, $V_{SS} = 0V$, unless	otherwise specified)						
					I		<u> </u>

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VDD	Supply Voltage		4.75		13.2	V
IDD	Supply Current	V _{DD} = 13.2V			7	mA
Vi	Input Voltage Logical "0" Level Logical "1" Level	± 10μA Input Bias 4.75 ≤ V _{DD} ≤ 5.25 V _{DD} > 5.25	- 0.3 2.2 V _{DD} -2		0.8 V _{DD} V _{DD}	V V V
I _B	Brightness Input Current (note 2)		0		0.75	mA
VB	Brightness Input Voltage (pin 19)	Input Current = 750µA	3		4.3	V
V _{O(off)}	Off State Out. Voltage				13.2	V
lo	Out. Sink Current (note 3) Segment OFF Segment ON	$V_{O} = 3V$ $V_{O} = 1V$ (note 4)			10	μA
		Brightness In. = 0μA Brightness In. = 100μA Brightness In. = 750μA	0 2 12	2.7 15	10 4 25	μA mA mA
fclock	Input Clock Frequency		0		0.5	MHz
1 ₀	Output Matching (note 1)				± 20	%

Notes : 1. Output matching is calculated as the percent variation from IMAX + IMIN/2.

2. With a fixed resistor on the brightness input some variation in brightness will occur from one device to another

3. Absolute maximum for each output should be limited to 40mA.

4. The Vo voltage should be regulated by the user. See figures 5 and 6 for allowable Vo versus lo operation.



M5450

Figure 2 : Input Data Format.



Figure 3.







Figure 6.





BASIC ELECTRONICALLY TUNED RADIO OR TV SYSTEM.



SGS-THOMSON MICROELECTRONICS

571





DUPLEXING 8 DIGITS WITH ONE M5450.



POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a) In the application R must be chosen taking into account the worst operating conditions.





R is determined by the maximum number of segments activated

The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device. In critical cases more resistors can be used in conjunction with groups of segments.

In this case the current variation in the single resistor is reduced and P_{tot} limited.

b) In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC depends, in a first approximation, only on the number of segments activated.



c) In this configuration $V_{OUT} + V_D$ is constant. The total power dissipation of the IC depends only on the number of segments activated.



