





DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

- HIGH SPEED
 $f_{MAX} = 59$ MHz (Typ.) at $V_{CC} = 5V$
- LOW POWER DISSIPATION
 $I_{CC} = 2 \mu A$ at $T_A = 25^\circ C$
- HIGH NOISE IMMUNITY
 $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (MIN.)
- OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE
 $|I_{OH}| = |I_{OL}| = 4$ mA (MIN.)
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE
 V_{CC} (OPR) = 2 to 6V
- PIN AND FUNCTION COMPATIBLE
WITH 54/74LS112

DESCRIPTION

The M54/74HC112 is a high speed CMOS DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR fabricated in silicon gate C²MOS technology.

It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The M54HC112/M74HC112 dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth table. Input data is transferred to the input on the negative going edge of the clock pulse. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

INPUT AND OUTPUT EQUIVALENT CIRCUIT**PIN CONNECTIONS (top view)**


NC =
No Internal
Connection

TRUTH TABLE

INPUTS					OUTPUT		FUNCTION
CLR	PR	J	K	CK	Q	\bar{Q}	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	L		Qn	$\bar{Q}n$	NO CHANGE
H	H	H	L		L	H	
H	H	L	H		H	L	
H	H	H	H		$\bar{Q}n$	Qn	TOGGLE
H	H	X	X		Qn	$\bar{Q}n$	NO CHANGE

X: DON'T CARE

LOGIC DIAGRAM (1/2 Package)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
Tstg	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

(*) 500 mW: $\equiv 65^\circ\text{C}$ derate to 300 mW by 10 mW/°C: 65°C to 85°C .

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value		Unit
V _{CC}	Supply Voltage	2 to 6		V
V _I	Input Voltage	0 to V _{CC}		V
V _O	Output Voltage	0 to V _{CC}		V
T _A	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125		°C
t _r , t _f	Input Rise and Fall Time	V _{CC} { 2 V 4.5V 6 V	0 to 1000 0 to 500 0 to 400	ns

DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V
		4.5		3.15	—	—	3.15	—	3.15	—	
		6.0		4.2	—	—	4.2	—	4.2	—	
V _{IL}	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V
		4.5		—	—	1.35	—	1.35	—	1.35	
		6.0		—	—	1.8	—	1.8	—	1.8	
V _{OH}	High Level Output Voltage	2.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	V
		4.5	V _{IH} or V _{IL}	-20 μA	4.4	4.5	—	4.4	—	4.4	
		6.0			5.9	6.0	—	5.9	—	5.9	
		4.5	V _{IL}	-4.0 mA	4.18	4.31	—	4.13	—	4.10	
		6.0		-5.2 mA	5.68	5.8	—	5.63	—	5.60	
		2.0	V _{IH} or V _{IL}	20 μA	—	0.0	0.1	—	0.1	—	V
		4.5			—	0.0	0.1	—	0.1	—	
		6.0			—	0.0	0.1	—	0.1	—	
		4.5		4.0 mA	—	0.17	0.26	—	0.33	—	
		6.0		5.2 mA	—	0.18	0.26	—	0.33	—	
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND	—	—	±0.1	—	±1.0	—	±1.0	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND	—	—	2	—	20	—	40	μA

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit	
		Min.	Typ.	Max.		
t _{TLH} t _{THL}	Output Transition Time			4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK-Q, \bar{Q})			16	25	ns
t _{PLH}	Propagation Delay Time PR, CLEAR - Q, \bar{Q}			20	31	ns
f _{MAX}	Maximum Clock Frequency	33	58		MHz	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)






Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.
t _{TLH} t _{THL}	Output Transition Time	2.0 4.5 6.0		— — —	22 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK-Q, Q)	2.0 4.5 6.0		— — —	76 19 16	150 30 26	— — —	190 38 33	— — —	225 45 38
t _{PLH} t _{PHL}	Propagation Delay Time (PR, CLR-Q, Q)	2.0 4.5 6.0		— — —	92 23 20	180 36 31	— — —	225 45 38	— — —	270 54 46
f _{MAX}	Maximum Clock Frequency	2.0 4.5 6.0		6 30 35	13 53 62	— — —	4.8 24 28	— — —	4.0 20 24	— — —
t _{W(H)} t _{W(L)}	Minimum Pulse Width (CLOCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19
t _{W(H)}	Minimum Pulse Width CLEAR PRESET	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19
t _s	Minimum Set-up Time J, K	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19
t _h	Minimum Hold Time J, K	2.0 4.5 6.0		— — —	— 0 0	0 — —	— 0 0	0 — —	— 0 0	— — —
t _{REM}	Minimum Removal Time (CLEAR, PRESET)	2.0 4.5 6.0		— — —	40 10 9	100 20 17	— — —	125 25 21	— — —	150 30 26
C _{IN}	Input Capacitance			—	5	10	—	10	—	10
C _{PD (*)}	Power Dissipation Capacitance			—	54	—	—	—	—	pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained the following equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ (for 1 Flip/Flop)}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM

TEST CIRCUIT I_{CC} (Opr.)

INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST