


## DUAL J-K FLIP FLOP WITH PRESET

- HIGH SPEED  
 $f_{MAX} = 64$  MHz (Typ.) at  $V_{CC} = 5V$
- LOW POWER DISSIPATION  
 $I_{CC} = 2 \mu A$  at  $T_A = 25^\circ C$
- HIGH NOISE IMMUNITY  
 $V_{NIH} = V_{NIL} = 28\%$   $V_{CC}$  (MIN.)
- OUTPUT DRIVE CAPABILITY  
10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE  
 $|I_{OH}| = I_{OL} = 4$  mA (MIN.)
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE  
 $V_{CC}$  (OPR) = 2 to 6V
- PIN AND FUNCTION COMPATIBLE  
WITH 54/74LS113




### DESCRIPTION

The M54/74HC113 is a high speed CMOS DUAL J-K FLIP FLOP WITH PRESET fabricated in silicon gate C<sup>2</sup>MOS technology.

It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This circuit offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will function as shown in the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.




## TRUTH TABLE

INPUTS				OUTPUT		FUNCTION
$\overline{PR}$	J	K	$\overline{CK}$	Q	$\overline{Q}$	
L	X	X	X	H	L	PRESET
H	L	L	—	$Q_n$	$\overline{Q_n}$	NO CHANGE
H	L	H	—	L	H	
H	H	L	—	H	L	
H	H	H	—	$\overline{Q_n}$	$Q_n$	TOGGLE
H	X	X	—	$Q_n$	$\overline{Q_n}$	NO CHANGE

X: DON'T CARE

## LOGIC DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to 7	V
V <sub>I</sub>	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Source Sink Current Per Output Pin	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW = 65° derate to 10 mW/°C from 65°C to 85°C for plastic package

(\*) 500 mW = 65° derate to 12 mW/°C from 100 to 125°C for frit-seal package

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2 to 6	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	V <sub>CC</sub> { 2 V 4.5V 6 V } 0 to 1000 0 to 500 0 to 400	ns

**INPUT AND OUTPUT EQUIVALENT CIRCUIT**

## DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> =25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V <sub>IL</sub>	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V <sub>OH</sub>	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>I</sub> V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> -20 μA 6.0 -4.0 mA -5.2 mA	1.9 4.4 5.9 4.18 5.68	2.0 4.5 6.0 4.31 5.8	— — — — —	1.9 4.4 5.9 4.13 5.63	— — — — —	1.9 4.4 5.9 4.10 5.60	V
V <sub>OL</sub>	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA — — 4.0 mA 5.2 mA	— — — 0.0 0.0	0.0 0.1 0.1 0.26 0.26	— — — — —	0.1 0.1 0.1 0.33 0.33	— — — — —	0.1 0.1 0.1 0.40 0.40	V
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> =V <sub>CC</sub> or GND	—	—	±0.1	—	±1.0	—	±1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> =V <sub>CC</sub> or GND	—	—	2	—	20	—	40	μA

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5V, T<sub>A</sub>=25°C, C<sub>L</sub>=15pF, Input t<sub>r</sub>=t<sub>f</sub>=6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CLOCK-Q, $\bar{Q}$ )		14	23	ns
t <sub>PHL</sub>	Propagation Delay Time (PRESET-Q, $\bar{Q}$ )		17	27	ns
f <sub>MAX</sub>	Maximum Clock Frequency	35	64		MHz

AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{pF}$ , Input  $t_r = t_f = 6\text{ns}$ )




Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t <sub>P LH</sub> t <sub>PHL</sub>	Propagation Delay Time (CLOCK-Q, $\bar{Q}$ )	2.0		—	68	135	—	170	—	205	ns
		4.5		—	17	27	—	34	—	41	
		6.0		—	14	23	—	29	—	35	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (PRESET-Q, $\bar{Q}$ )	2.0		—	80	160	—	200	—	240	ns
		4.5		—	20	32	—	40	—	48	
		6.0		—	17	27	—	34	—	41	
f <sub>MAX</sub>	Maximum Clock Frequency	2.0		6.4	15	—	5.2	—	4.2	—	MHz
		4.5		32	58	—	26	—	21	—	
		6.0		38	68	—	31	—	25	—	
t <sub>W(H)</sub> t <sub>W(L)</sub>	Minimum Pulse Width (CLOCK)	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t <sub>W(L)</sub>	Minimum Pulse Width PRESET	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t <sub>s</sub>	Minimum Set-up Time J, K	2.0		—	25	75	—	95	—	110	ns
		4.5		—	5	15	—	19	—	22	
		6.0		—	4	13	—	16	—	19	
t <sub>h</sub>	Minimum Hold Time J, K	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
t <sub>REM</sub>	Minimum Removal Time (PRESET)	2.0		—	0	0	—	0	—	0	ns
		4.5		—	0	0	—	0	—	0	
		6.0		—	0	0	—	0	—	0	
C <sub>IN</sub>	Input Capacitance			—	5	10	—	10	—	10	pF
C <sub>PD (*)</sub>	Power Dissipation Capacitance			—	38	—	—	—	—	—	pF

Note (\*) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ (for 1 Flip/Flop).}$$

## SWITCHING CHARACTERISTICS TEST WAVEFORM

TEST CIRCUIT  $I_{CC}$  (Opr.)

INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST