


ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR


- LOW POWER DISSIPATION
 $I_{CC} = 4 \mu A$ (MAX.) at $T_A = 25^\circ C$
- HIGH NOISE IMMUNITY
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (MIN.)
- OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE
 $|I_{OH}| = |I_{OL}| = 6 \text{ mA}$ (MIN.)
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE
 V_{CC} (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE
WITH 54/74LS181



DESCRIPTION

The M54/74HC181 is a high speed CMOS ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR fabricated with silicon gate C²MOS technology. It has the same high speed performance of SLTTL combined with true CMOS low power consumption. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (SO, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the M54HC182 or M74HC182, full carry look-ahead circuits, high-speed arithmetic operations can be performed. These circuits will accommodate active-high or active-low data, if the pin designations are interpreted as shown below. Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A - B$, which requires an end-around or forced carry to produce $A - B$. The 181 can also be utilized as a comparator. The $A = B$ output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ($A = B$).

PIN CONNECTIONS (top view)



*: Open drain Output Structure

DESCRIPTION (Continued)

The ALU should be in the subtract mode with $C_n = H$ when performing this comparison. The $A = B$ output is open-drain so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ($C_n + 4$) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S_3, S_2, S_1, S_0 at L, H, H, L, respectively. These circuits have been designed to not only incorporate all of the desi-

gner's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S_0, S_1, S_2, S_3) with the mode-control input (M) at a high level to disable the internal carry.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.


PIN DESIGNATIONS

Designations	Pin No.	Function
$\bar{A}_0, \bar{A}_1, \bar{A}_2, \bar{A}_3$	2, 23, 21, 19	Word A Inputs
$\bar{B}_0, \bar{B}_1, \bar{B}_2, \bar{B}_3$	1, 22, 20, 18	Word B Inputs
S_0, S_1, S_2, S_3	6, 5, 4, 3	Function Select Inputs
C_n	7	Inv. Carry Input
M	8	Mode Control Input
$\bar{F}_0, \bar{F}_1, \bar{F}_2, \bar{F}_3$	9, 10, 11, 13	Function Outputs
$A = B$	14	Comparator Outputs
\bar{P}	15	Carry Propagate Output
$C_n + 4$	16	Inv. Carry Output
\bar{G}	17	Carry Generate Output
V_{CC}	24	Supply Voltage
GND	12	Ground

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
ACTIVE-LOW DATA (Table 1)	\bar{A}_0	\bar{B}_0	\bar{A}_1	\bar{B}_1	\bar{A}_2	\bar{B}_2	\bar{A}_3	\bar{B}_3	\bar{F}_0	\bar{F}_1	\bar{F}_2	\bar{F}_3	C_n	$C_n + 4$	\bar{P}	\bar{G}
ACTIVE-HIGH DATA (Table 2)	A_0	B_0	A_1	B_1	A_2	B_2	A_3	B_3	F_0	F_1	F_2	F_3	C_n	$C_n + 4$	X	Y

Input C_n	Output $C_n + 4$	Active-Low data (Figure 1)	Active-High data (Figure 2)
H	H	$A \geq B$	$A \leq B$
H	L	$A < B$	$A > B$
L	H	$A > B$	$A < B$
L	L	$A \leq B$	$A \geq B$

Figure 1




S-18038/JT

TABLE 1

Selection					Active Low Data			
				M = H Logic Functions	M = L: Arithmetic Operations			
S3	S2	S1	S0		Cn = L (no carry)		Cn = H (with carry)	
L	L	L	L	F = \bar{A}	F = A Minus 1		F = A	
L	L	L	H	F = AB	F = AB Minus 1		F = AB	
L	L	H	L	F = $\bar{A} + B$	F = A \bar{B} Minus 1		F = (AB)	
L	L	H	H	F = 1	F = Minus 1 (2's Compl)		F = Zero	
L	H	L	L	F = A+B	F = A Plus (A + \bar{B})		F = A Plus (A + \bar{B}) Plus 1	
L	H	L	H	F = B	F = AB Plus (A + B)		F = AB Plus (A + \bar{B}) Plus 1	
L	H	H	L	F = A \oplus B	F = A Minus B Minus 1		F = A Minus B	
L	H	H	H	F = A + \bar{B}	F = A + \bar{B}		F = (A + \bar{B}) Plus 1	
H	L	L	L	F = $\bar{A}\bar{B}$	F = A Plus (A + B)		F = A Plus (A + B) Plus 1	
H	L	L	H	F = A \oplus B	F = A Plus B		F = A Plus B Plus 1	
H	L	H	L	F = B	F = AB Plus (A + B)		F = A \bar{B} Plus (A + B) Plus 1	
H	L	H	H	F = A + B	F = A + B		F = (A + B) Plus 1	
H	H	L	L	F = 0	F = A Plus A*		F = A Plus A Plus 1	
H	H	L	H	F = $\bar{A}\bar{B}$	F = AB Plus A		F = AB Plus A Plus 1	
H	H	H	L	F = AB	F = A \bar{B} Plus A		F = A \bar{B} Plus A Plus 1	
H	H	H	H	F = A	F = A		F = A Plus 1	

* Each bit is shifted to the next more significant position.

Figure 2




S-10037

TABLE 2

Selection					Active High Data			
S3	S2	S1	S0	M = H Logic Functions	M = L: Arithmetic Operations			
					Cn = H (no carry)		Cn = L (with carry)	
L	L	L	L	$F = \bar{A}$	$F = A$		$F = A$ Plus 1	
L	L	L	H	$F = \bar{A} + \bar{B}$	$F = A + B$		$F = (A + B)$ Plus 1	
L	L	H	L	$F = \bar{A}B$	$F = A + \bar{B}$		$F = (A + \bar{B})$ Plus 1	
L	L	H	H	$F = 0$	$F = \text{Minus 1 (2's Comp1)}$		$F = \text{Zero}$	
L	H	L	L	$F = \bar{A}\bar{B}$	$F = A + \bar{A}B$		$F = A + AB$ Plus 1	
L	H	L	H	$F = \bar{B}$	$F = (A + B) + AB$		$F = (A + B) + \bar{A}B$ Plus 1	
L	H	H	L	$F = A \oplus B$	$F = A - B$ Minus 1		$F = A - B$	
L	H	H	H	$F = \bar{A}B$	$F = \bar{A}B$ Minus 1		$F = \bar{A}B$	
H	L	L	L	$F = \bar{A} + B$	$F = A + \bar{B}$		$F = A + AB$ Plus 1	
H	L	L	H	$F = \bar{A} \oplus B$	$F = A + B$		$F = A + B$ Plus 1	
H	L	H	L	$F = B$	$F = (A + \bar{B}) + AB$		$F = (A + \bar{B}) + AB$ Plus 1	
H	L	H	H	$F = AB$	$F = AB$ Minus 1		$F = AB$	
H	H	L	L	$F = 1$	$F = A + A^*$		$F = A + A$ Plus 1	
H	H	L	H	$F = A + \bar{B}$	$F = (A + B) + A$		$F = (A + B) + A$ Plus 1	
H	H	H	L	$F = A + B$	$F = (A + \bar{B}) + A$		$F = (A + \bar{B}) + A$ Plus 1	
H	H	H	H	$F = A$	$F = A$ Minus 1		$F = A$	


* Each bit is shifted to the next more significant position.

LOGIC DIAGRAM



S-10039

INPUT AND OUTPUT EQUIVALENT CIRCUIT



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	- 0.5 to 7	V
V _I	DC Input Voltage	- 0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	- 0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 25	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 50	mA
P _D	Power Dissipation	500 (*)	mW
T _{Stg}	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

(*) 500 mW: 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	2 to 6	V
V _I	Input Voltage	0 to V _{CC}	V
V _O	Output Voltage	0 to V _{CC}	V
T _A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} { 2 V 0 to 1000 ns 4.5V 0 to 500 6 V 0 to 400	ns

DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— 3.15 4.2	1.5 3.15 4.2	— 3.15 4.2	1.5 3.15 4.2	— — —	V
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— 1.35 1.8	0.5 1.35 1.8	— 1.35 1.8	0.5 1.35 1.8	V
V _{OH}	High Level Output Voltage	2.0 4.5 6.0 Any output 4.5 6.0	V _{IN} V _{IH} = V _{IL} — 20 μA except A = B	1.9 4.4 5.9 — 4.0 mA — 5.2 mA	2.0 4.5 6.0 4.18 5.68	— — — 4.31 5.8	1.9 4.4 5.9 4.13 5.63	— — — 4.10 5.60	1.9 4.4 5.9 4.10 5.60	— — — — —	V
V _{OL}	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V _{IN} or V _{IH}	— 20 μA — — 4.0 mA — 0.17 — 0.18	0 0.1 0.1 0.26 0.26	— — — — —	0.1 0.1 0.1 0.33 0.33	— — — 0.40 0.40	— — — — —	0.1 0.1 0.1 0.40 0.40	V
I _{IN}	Input Leakage Current	6.0	V _{IN} = V _{CC} or GND	—	—	±0.1	—	±1	—	±1	μA
I _{OZ}	3-State Output Off state Current	6.0	V _I = V _{IH} or V _{IL} V _{OUT} = V _{CC}	—	—	±0.5	—	±5.0	—	±10	
I _{CC}	Quiescent Supply Current	6.0	V _{IN} = V _{CC} or GND	—	—	4	—	40	—	80	

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (1)		14	23	ns
t _{PLH} t _{PHL}	Propagation Delay Time (2)		27	42	ns
t _{PLH} t _{PHL}	Propagation Delay Time (3)		26	41	ns
t _{PLH} t _{PHL}	Propagation Delay Time (4)		24	37	ns

AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t_{PLH} t_{PHL}	Propagation Delay Time (5)		25	39	ns
t_{PLH} t_{PHL}	Propagation Delay Time (6)		24	38	ns
t_{PLH} t_{PHL}	Propagation Delay Time (7)		23	37	ns
t_{PLH} t_{PHL}	Propagation Delay Time (8)		23	37	ns
t_{PLH} t_{PHL}	Propagation Delay Time (9)		30	46	ns
t_{PLH} t_{PHL}	Propagation Delay Time (10)		30	46	ns
t_{PLH} t_{PHL}	Propagation Delay Time (11)		24	37	ns
t_{PZL}	3-State Output•Enable Time (12)		27	42	ns
t_{PLZ}	3-State Output•Disable Time (12)		29	46	ns

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			$-40 \text{ to } 85^\circ\text{C}$ 74HC		$-55 \text{ to } 125^\circ\text{C}$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{TLH} t_{THL}	Output Transition Time	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t_{PLH} t_{PHL}	Propagation Delay Time (1)	2.0 4.5 6.0		— — —	68 17 14	135 27 23	— — —	170 34 29	— — —	205 41 35	ns
t_{PLH} t_{PHL}	Propagation Delay Time (2)	2.0 4.5 6.0		— — —	124 31 26	240 48 41	— — —	300 60 51	— — —	360 72 61	ns
t_{PLH} t_{PHL}	Propagation Delay Time (3)	2.0 4.5 6.0		— — —	120 30 26	235 47 40	— — —	295 59 50	— — —	355 71 60	ns
t_{PLH} t_{PHL}	Propagation Delay Time (4)	2.0 4.5 6.0		— — —	112 28 24	215 43 37	— — —	270 54 46	— — —	325 65 55	ns

AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay Time (5)	2.0		—	116	225	—	280	—	340	ns
		4.5		—	29	45	—	56	—	68	
		6.0		—	25	38	—	48	—	58	
t _{PLH} t _{PHL}	Propagation Delay Time (6)	2.0		—	116	220	—	275	—	330	ns
		4.5		—	29	44	—	55	—	66	
		6.0		—	25	37	—	47	—	56	
t _{PLH} t _{PHL}	Propagation Delay Time (7)	2.0		—	108	210	—	265	—	315	ns
		4.5		—	27	42	—	53	—	63	
		6.0		—	23	36	—	45	—	54	
t _{PLH} t _{PHL}	Propagation Delay Time (8)	2.0		—	108	210	—	265	—	315	ns
		4.5		—	27	42	—	53	—	63	
		6.0		—	23	36	—	45	—	54	
t _{PLH} t _{PHL}	Propagation Delay Time (9)	2.0		—	136	265	—	335	—	400	ns
		4.5		—	34	53	—	66	—	80	
		6.0		—	29	45	—	56	—	68	
t _{PLH} t _{PHL}	Propagation Delay Time (10)	2.0		—	136	265	—	335	—	400	ns
		4.5		—	34	53	—	66	—	80	
		6.0		—	29	45	—	56	—	68	
t _{PLH} t _{PHL}	Propagation Delay Time (11)	2.0		—	112	215	—	270	—	325	ns
		4.5		—	28	43	—	54	—	65	
		6.0		—	24	37	—	46	—	55	
t _{PZL}	3-State Output Enable Time (12)	2.0 4.5 6.0	R _L = 1kΩ	—	124	240	—	300	—	360	ns
				—	31	48	—	60	—	72	
				—	26	41	—	51	—	61	
t _{PZL}	3-State Output Disable Time (12)	2.0 4.5 6.0	R _L = 1kΩ	—	140	260	—	325	—	390	ns
				—	35	52	—	65	—	78	
				—	30	44	—	55	—	66	
C _{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
C _{PD} (*)	Power Dissipation Capacitance			—	216	—	—	—	—	—	pF

Note (*) C_{PD} is defined as the value of IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)


Average operating current can be obtained by the following equation:


$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

PROPAGATION DELAY TIME TEST CONDITIONS

Test No.	From (Input)	To (Output)	Test Conditions
(1)	C _n	C _{n+4}	
(2)	Any \bar{A} or \bar{B}	C _{n+4}	M = GND, S ₀ = S ₃ = V _{CC} , S ₁ = S ₂ = GND (SUM mode)
(3)	Any \bar{A} or \bar{B}	C _{n+4}	M = GND, S ₀ = S ₃ = GND, S ₁ = S ₂ = V _{CC} (DIFF mode)
(4)	\bar{C}_n	Any \bar{F}	M = GND (SUM or DIFF mode)
(5)	Any \bar{A} or \bar{B}	\bar{G}	M = GND, S ₀ = S ₃ = V _{CC} , S ₁ = S ₂ = GND (SUM mode)
(6)	Any \bar{A} or \bar{B}	\bar{G}	M = GND, S ₀ = S ₃ = GND, S ₁ = S ₂ = V _{CC} (DIFF mode)
(7)	Any \bar{A} or \bar{B}	\bar{F}	M = GND, S ₀ = S ₃ = V _{CC} , S ₁ = S ₂ = GND (SUM mode)
(8)	Any \bar{A} or \bar{B}	\bar{F}	M = GND, S ₀ = S ₃ = GND, S ₁ = S ₂ = V _{CC} (DIFF mode)
(9)	\bar{A}_1 or \bar{B}_1	\bar{F}_1	M = GND, S ₀ = S ₃ = V _{CC} , S ₁ = S ₂ = GND (SUM mode)
(10)	\bar{A}_1 or \bar{B}_1	\bar{F}_1	M = GND, S ₀ = S ₃ = GND, S ₁ = S ₂ = V _{CC} (DIFF mode)
(11)	\bar{A}_1 or \bar{B}_1	\bar{F}_1	M = V _{CC} (Logic Mode)
(12)	Any \bar{A} or \bar{B}	A = B	M = GND, S ₀ = S ₃ = GND, S ₁ = S ₂ = V _{CC} (DIFF mode)

SWITCHING CHARACTERISTICS TEST WAVEFORM



TEST CIRCUIT I_{CC} (Opr.)

Input Condition:

$\overline{A_0}, \overline{A_1}, \overline{A_2}, \overline{A_3}, S_0, S_3, C_n = V_{DD}$
 $\overline{B_1}, \overline{B_2}, \overline{B_3}, S_1, S_2, M = GND$

S-10040

INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST