

FUNCTION LOOK AHEAD CARRY GENERATOR


- LOW POWER DISSIPATION
 $I_{CC} = 4 \mu A$ (Max.) at $T_A = 25^\circ C$
- HIGH NOISE IMMUNITY
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- OUTPUT DRIVE CAPABILITY
 10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE
 $|I_{OH}| = |I_{OL}| = 4 mA$ (MIN.)
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE
 V_{CC} (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE
 with 54/74LS182

DESCRIPTION



The M54/74HC182 is a high speed CMOS FUNCTION LOOK AHEAD CARRY GENERATOR fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. These circuit are capable of anticipating a carry across four binary adders or group of adders. They are cascadeable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the pin connection table.

When used in conjunction with the HC181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each HC182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALU's are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretation of carry functions as explained on the HC181 data sheet are also applicable to and compatible with the look-ahead generator. All inputs are equipped with protection circuits against static discharge and transient excess voltage.



PIN CONNECTION (top view)



NC =
No Internal
Connection

FUNCTION TABLES

FOR $\overline{G}$ OUTPUT

INPUTS							OUTPUT
$\overline{G3}$	$\overline{G2}$	$\overline{G1}$	$\overline{G0}$	$\overline{P3}$	$\overline{P2}$	$\overline{P1}$	$\overline{G}$
L	X	X	X	X	X	X	L
X	L	X	X	L	X	X	L
X	X	L	X	L	L	X	L
X	X	X	L	L	L	L	L
ALL OTHER COMBINATIONS							H

FOR $\overline{P}$ OUTPUT

INPUTS				OUTPUT
$\overline{P3}$	$\overline{P2}$	$\overline{P1}$	$\overline{P0}$	$\overline{P}$
L	L	L	L	L
ALL OTHER COMBINATIONS				H

FOR $C_n + z$ OUTPUT

INPUTS							OUTPUT
$\overline{G2}$	$\overline{G1}$	$\overline{G0}$	$\overline{P2}$	$\overline{P1}$	$\overline{P0}$	C_n	$C_n + z$
L	X	X	X	X	X	X	H
X	L	X	L	X	X	X	H
X	X	L	L	L	X	X	H
X	X	X	L	L	L	X	H
ALL OTHER COMBINATIONS							L

FOR $C_n + x$ OUTPUT

INPUTS			OUTPUT
$\overline{G0}$	$\overline{P0}$	C_n	$C_n + x$
L	X	X	H
X	L	H	H
ALL OTHER COMBINATIONS			L

FOR $C_n + y$ OUTPUT

INPUTS					OUTPUT
$\overline{G1}$	$\overline{G0}$	$\overline{P1}$	$\overline{P0}$	C_n	$C_n + y$
L	X	X	X	X	H
X	L	L	X	X	H
X	X	L	L	H	H
ALL OTHER COMBINATIONS					L

$$C_n + x = G_0 + P_0 C_n$$

$$C_n + y = G_1 + P_1 G_0 + P_1 P_0 C_n$$

$$C_n + z = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$$

$$\overline{G} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

$$\overline{P} = P_3 P_2 P_1 P_0$$

or

$$C_n + x = \overline{Y_0} (X_0 + C_n)$$


$$C_n + y = \overline{Y_1} [X_1 + Y_0 (X_0 + C_n)]$$

$$C_n + z = \overline{Y_2} [X_2 + Y_1 [X_1 + Y_0 (X_0 + C_n)]]$$

$$Y = Y_3 (X_3 + Y_2) (X_3 + X_2 + Y_1) (X_3 + X_2 + X_1 + Y_0)$$

$$X = X_3 + X_2 + X_1 + X_0$$

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: $\cong$ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t_r, t_f	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC}	Test Condition		T _A = 25°C 54HC and 74HC			– 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
					Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0 4.5 6.0			1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0			— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V _{OH}	High Level Output Voltage	2.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	—	V
		4.5	V _{IH} or V _{IL}	– 20 μA	4.4	4.5	—	4.4	—	4.4		
		6.0		5.9	6.0	—	5.9	—	5.9			
		4.5 6.0		– 4.0 mA – 5.2 mA	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	— —	
V _{OL}	Low Level Output Voltage	2.0	V _{IH} or V _{IL}	20 μA	—	0.0	0.1	—	0.1	—	0.1	V
		4.5		—	0.0	0.1	—	0.1	—	0.1		
		6.0		—	0.0	0.1	—	0.1	—	0.1		
		4.5 6.0		4.0 mA 5.2 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40	
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND		—	—	±0.1	—	±1.0	—	±1.0	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND		—	—	4	—	40	—	80	μA

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V$, $T_A = 25^\circ C$, $C_L = 15pF$, Input $t_r = t_f = 6ns$)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t_{TLH} t_{THL}	Output Transition Time		4	8	ns
t_{PLH} t_{PHL}	Propagation Delay Time ($\overline{G0}, \overline{G1}, \overline{G2}, \overline{Cn+x}, \overline{Cn+y}$ $\overline{P0}, \overline{P1}, \overline{P2}, \overline{Cn+z}$)		15	25	ns
t_{PLH} t_{PHL}	Propagation Delay Time ($\overline{G0}, \overline{G1}, \overline{G2}, \overline{G3}, \overline{G}$ $\overline{P1}, \overline{P2}, \overline{P3}$)		18	28	ns
t_{PLH} t_{PHL}	Propagation Delay Time ($\overline{P0}, \overline{P1}, \overline{P2}, \overline{P3} - \overline{P}$)		17	27	ns
t_{PLH} t_{PHL}	Propagation Delay Time ($\overline{Cu-Cn+x}, \overline{Cn+y}, \overline{Cn+z}$)		16	26	ns



AC ELECTRICAL CHARACTERISTICS ($C_L = 50pF$, Input $t_r = t_f = 6ns$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ C$ 54HC and 74HC			$-40 \text{ to } 85^\circ C$ 74HC		$-55 \text{ to } 125^\circ C$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{TLH} t_{THL}	Output Transition Time	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	
t_{PLH} t_{PHL}	Propagation Delay Time ($\overline{G0}, \overline{G1}, \overline{G2}, \overline{Cn+x}, \overline{Cn+y}$ $\overline{P0}, \overline{P1}, \overline{P2}, \overline{Cn+z}$)	2.0 4.5 6.0		— — —	72 18 15	145 29 25	— — —	180 36 31	— — —	220 44 38	
t_{PLH} t_{PHL}	Propagation Delay Time ($\overline{G0}, \overline{G1}, \overline{G2}, \overline{G3}, \overline{G}$ $\overline{P0}, \overline{P1}, \overline{P2}, \overline{P3}$)	2.0 4.5 6.0		— — —	84 21 18	165 33 28	— — —	205 41 35	— — —	250 50 43	ns
t_{PLH} t_{PHL}	Propagation Delay Time ($\overline{P0}, \overline{P1}, \overline{P2}, \overline{P3} - \overline{P}$)	2.0 4.5 6.0		— — —	80 20 17	155 31 26	— — —	195 39 33	— — —	235 47 40	
t_{PHL}	Propagation Delay Time ($\overline{Cu-Cn+x}, \overline{Cn+y}, \overline{Cn+z}$)	2.0 4.5 6.0		— — —	76 19 16	150 30 26	— — —	190 38 33	— — —	225 45 38	
C_{IN}	Input Capacitance			—	5	10	—	10	—	10	
$C_{PD}^{(*)}$	Power Dissipation Capacitance			—	88	—	—	—	—	—	pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)

$$\text{Average operating current is: } I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM

TEST CIRCUIT I_{CC} (Opr.)

TYPICAL APPLICATION

