


**QUAD  $\bar{S}$  -  $\bar{R}$  LATCH**

- **HIGH SPEED**  
 $t_{PD} = 13 \text{ ns (TYP.)}$  at  $V_{CC} = 5V$
- **LOW POWER DISSIPATION**  
 $I_{CC} = 2 \mu A \text{ (MAX.)}$  at  $T_A = 25^\circ C$
- **HIGH NOISE IMMUNITY**  
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (MIN.)}$
- **OUTPUT DRIVE CAPABILITY**  
 10 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**  
 $|I_{OH}| = |I_{OL}| = 4 \text{ mA (MIN.)}$
- **BALANCED PROPAGATION DELAYS**  
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**  
 $V_{CC} \text{ (OPR)} = 2V \text{ to } 6V$
- **PIN AND FUNCTION COMPATIBLE**  
 WITH 54/74LS279


**DESCRIPTION**

The M54/74HC279 is a high speed CMOS QUAD  $\bar{S}$  -  $\bar{R}$  LATCH fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption.



All inputs are equipped with protection circuits against static discharge and transient excess voltage.

**TRUTH TABLE**

INPUTS		OUTPUT
$\bar{S}\#$	$\bar{R}$	Q
H	H	Q <sub>0</sub>
L	H	H
H	L	L
L	L	H


NOTE: Q<sub>0</sub> = THE LEVEL OF Q BEFORE THE INDICATED INPUT CONDITION WAS ESTABLISHED.

- # FOR LATCHES WITH DOUBLE  $\bar{S}$  INPUTS:  
 H = BOTH  $\bar{S}$  INPUTS HIGH  
 L = ONE OF BOTH INPUTS LOW

**PIN CONNECTIONS (top view)**


NC =  
 No Internal  
 Connection

**LOGIC DIAGRAM** (For one latch)



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	- 0.5 to 7	V
$V_I$	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
$V_O$	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	$\pm 20$	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Source Sink Current Per Output Pin	$\pm 25$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 50$	mA
$P_D$	Power Dissipation	500 (*)	mW
$T_{stg}$	Storage Temperature	- 65 to 150	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW:  $\equiv$  65 $^{\circ}C$  derate to 300 mW by 10 mW/ $^{\circ}C$ : 65 $^{\circ}C$  to 85 $^{\circ}C$ .

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit	
$V_{CC}$	Supply Voltage	2 to 6	V	
$V_I$	Input Voltage	0 to $V_{CC}$	V	
$V_O$	Output Voltage	0 to $V_{CC}$	V	
$T_A$	Operating Temperature	74HC Series 54HC Series	- 40 to 85 - 55 to 125	$^{\circ}C$
$t_r, t_f$	Input Rise and Fall Time	$V_{CC}$ { 2 V 4.5V 6 V	0 to 1000 0 to 500 0 to 400	ns

## DC SPECIFICATIONS

Symbol	Parameter	V <sub>CC</sub>	Test Condition		T <sub>A</sub> = 25°C			- 40 to 85°C		- 55 to 125°C		Unit	
					54HC and 74HC			74HC		54HC			
					Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V <sub>IH</sub>	High Level Input Voltage	2.0			1.5	—	—	1.5	—	1.5	—	V	
		4.5			3.15	—	—	3.15	—	3.15	—		
		6.0			4.2	—	—	4.2	—	4.2	—		
V <sub>IL</sub>	Low Level Input Voltage	2.0			—	—	0.5	—	0.5	—	0.5	V	
		4.5			—	—	1.35	—	1.35	—	1.35		
		6.0			—	—	1.8	—	1.8	—	1.8		
V <sub>OH</sub>	High Level Output Voltage	2.0	V <sub>I</sub>	I <sub>O</sub>	1.9	2.0	—	1.9	—	1.9	—	V	
		4.5	V <sub>IH</sub>	- 20 μA	4.4	4.5	—	4.4	—	4.4	—		
		6.0	or V <sub>IL</sub>		5.9	6.0	—	5.9	—	5.9	—		
		4.5		- 4.0 mA	4.18	4.31	—	4.13	—	4.10	—		
6.0		- 5.2 mA	5.68	5.8	—	5.63	—	5.60	—				
V <sub>OL</sub>	Low Level Output Voltage	2.0	V <sub>IH</sub>	20 μA	—	0.0	0.1	—	0.1	—	0.1	V	
		4.5			—	0.0	0.1	—	0.1	—	0.1		
		6.0			—	0.0	0.1	—	0.1	—	0.1		
		4.5	V <sub>IL</sub>	4.0 mA	—	0.17	0.26	—	0.33	—	0.40		
6.0		5.2 mA	—	0.18	0.26	—	0.33	—	0.40				
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	± 0.1	—	± 1.0	—	± 1.0	μA	
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	2	—	20	—	40	μA	

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 15pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (S, S <sub>2</sub> - Q)		13	21	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (S̄ - Q)		10	17	ns
t <sub>PHL</sub>	Propagation Delay Time (R̄ - Q)		12	20	ns

**AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50\text{pF}$ , Input  $t_r = t_f = 6\text{ns}$ )


Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$t_{TLH}$ $t_{THL}$ $t_{THL}$	Output Transition Time	2.0 4.5 6.0		— — —	22 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time ( $S_1, S_2 - Q$ )	2.0 4.5 6.0		— — —	59 16 14	130 26 22	— — —	165 33 28	— — —	195 39 33	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time ( $\bar{S} - Q$ )	2.0 4.5 6.0		— — —	42 12 11	100 20 17	— — —	125 25 21	— — —	150 30 26	ns
$t_{PHL}$	Propagation Delay Time ( $\bar{R} - Q$ )	2.0 4.5 6.0		— — —	50 15 13	120 24 20	— — —	150 30 26	— — —	180 36 31	ns
$C_{IN}$	Input Capacitance			—	5	10	—	10	—	10	pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	26	—	—	—	—	—	pF

Note (\*)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)

Average operating current can be obtained by the following equation.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \text{ (per Latch)}$$

**SWITCHING CHARACTERISTICS TEST WAVEFORM**



TEST CIRCUIT  $I_{CC}$  (Opr.)