


HC696 U/D DECADE COUNTER/REGISTER (3-STATE) HC697 U/D 4-BIT BINARY COUNTER/REGISTER (3-STATE)


- **HIGH SPEED**
 $f_{MAX} = 33\text{MHz}$ (TYP.) at $V_{CC} = 5\text{V}$
- **LOW POWER DISSIPATION**
 $I_{CC} = 4\text{ }\mu\text{A}$ (MAX.) at $T_A = 25^\circ\text{C}$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (MIN.)
- **OUTPUT DRIVE CAPABILITY**
 15 LSTTL LOADS (FOR Q_A to Q_D)
 10 LSTTL LOADS (FOR RCO)
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = I_{OL} = 6\text{ mA}$ (MIN.) FOR Q_A to Q_D
 $|I_{OH}| = I_{OL} = 4\text{ mA}$ (MIN.) FOR RCO OUTPUT
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**
 $V_{CC}(\text{OPR}) = 2\text{V to } 6\text{V}$
- **PIN AND FUNCTION COMPATIBLE**
 WITH LSTTL 54/74LS696/697

DESCRIPTION

The HC696/697 are high speed CMOS up/down counters fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The HC696 is a BCD DECADE COUNTER, and the HC697 is 4-BIT BINARY COUNTER. Both devices have register. They count on the positive edge of the counter clock input (CCK) when selected by the "Counter Mode". If the input U/D is held "H", the internal counter counts up, and held "L", counts down. The internal counter's outputs are stored in the output register at the positive edge of register clock (RCK). The outputs (Q_A - Q_D) are internal counter outputs or register outputs respectively and are selected by R/C. The clear function are cleared asynchronously to the clock. All inputs are equipped with protection circuits against static discharge and transient excess voltage.



PIN CONNECTIONS (top view)



TRUTH TABLE

INPUTS									OUTPUTS				FUNCTION
$\overline{\text{CCLR}}$	$\overline{\text{LOAD}}$	$\overline{\text{ENP}}$	$\overline{\text{ENT}}$	CCK	U/D	RCK	$\overline{\text{R/C}}$	$\overline{\text{G}}$	QA	QB	QC	QD	
X	X	X	X	X	X	X	X	H	Z	Z	Z	Z	HIGH IMPEDANCE
L	X	X	X	X	X	X	L	L	L	L	L	L	CLEAR COUNTER
H	L	X	X		X	X	L	L	a	b	c	d	LOAD COUNTER
H	H	H	X		X	X	L	L	NO CHANGE				NO COUNT
H	H	X	H		X	X	L	L	NO CHANGE				NO COUNT
H	H	L	L		H	X	L	L	COUNT UP				COUNT UP
H	H	L	L		L	X	L	L	COUNT DOWN				COUNT DOWN
H	X	X	X		X	X	L	L	NO CHANGE				NO COUNT
X	X	X	X	X	X		H	L	a'	b'	c'	d'	LOAD REGISTER
X	X	X	X	X	X		H	L	NO CHANGE				NO LOAD

X : DON'T CARE

Z : HIGH IMPEDANCE

a-d : THE LEVEL OF STEADY STATE INPUT AT INPUTS A THROUGH D RESPECTIVELY.


a'-d' : THE LEVEL OF STEADY STATE OUTPUTS AT INTERNAL COUNTER OUTPUTS QA' THROUGH QD' RESPECTIVELY.

RCO FUNCTION


$$\text{HC696} - \overline{\text{RCO}} = (\overline{\text{UP}} \cdot \text{QA} \cdot \text{QD} \cdot \text{ENT} + \overline{\text{UP}} \cdot \text{QA} \cdot \text{QB} \cdot \text{QC} \cdot \text{QD} \cdot \text{ENT})$$

$$\text{HC697} - \overline{\text{RCO}} = (\overline{\text{UP}} \cdot \text{QA} \cdot \text{QB} \cdot \text{QC} \cdot \text{QD} \cdot \text{ENT} + \overline{\text{UP}} \cdot \text{QA} \cdot \text{QB} \cdot \text{QC} \cdot \text{QD} \cdot \text{ENT})$$


BLOCK DIAGRAM



LOGIC DIAGRAM (HC696)




LOGIC DIAGRAM (HC697)





TIMING CHART (HC697)



S-10592

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	− 0.5 to 7	V
V _I	DC Input Voltage	− 0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	− 0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin (RCO) (QA to QD)	± 20 ± 35	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 70	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	− 65 to 150	°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: ≡ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	2 to 6	V
V _I	Input Voltage	0 to V _{CC}	V
V _O	Output Voltage	0 to V _{CC}	V
T _A	Operating Temperature 74HC Series 54HC Series	− 40 to 85 − 55 to 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} { 2 V 0 to 1000 4.5V 0 to 500 6 V 0 to 400	ns

INPUT AND OUTPUT EQUIVALENT CIRCUIT



DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min	Typ	Max	Min	Max	Min	Max	
V _{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V _{OH}	High Level Output Voltage	2.0	V _{IN}	I _{OH}	1.9	2.0	—	1.9	—	1.9	V
		4.5	V _{IH}	— 20 µA	4.4	4.5	—	4.4	—	4.4	
		6.0	or V _{IL}		5.9	6.0	—	5.9	—	5.9	
		4.5	Q _A -Q _H	— 6.0 mA	4.18	4.31	—	4.13	—	4.10	
		6.0		— 7.8 mA	5.68	5.8	—	5.63	—	5.60	
V _{OL}	Low Level Output Voltage	2.0	V _{IN}	I _{OL}	—	0	0.1	—	0.1	—	V
		4.5	V _{IH}	20 µA	—	0	0.1	—	0.1	—	
		6.0	or V _{IL}		—	0	0.1	—	0.1	—	
		4.5	Q _A -Q _H	6.0 mA	—	0.17	0.26	—	0.33	—	
		6.0		7.8 mA	—	0.18	0.26	—	0.33	—	
I _{OZ}	3-State Off Leak Current	2.0	RCO	— 4.0 mA	4.18	4.31	—	4.13	—	4.10	µA
		4.5		— 5.2 mA	5.68	5.8	—	5.63	—	5.60	
		6.0									
		2.0	V _{IN} = V _{IL} or V _{IH}		—	—	± 0.5	—	± 5.0	—	
		6.0	V _{OUT} = V _{CC} or GND		—	—	± 0.1	—	± 1.0	—	
I _{IN}	Input Leakage Current	6.0	V _{IN} = V _{CC} or GND		—	—	± 0.1	—	± 1.0	—	µA
I _{CC}	Quiescent Supply Current	6.0	V _{IN} = V _{CC} or GND		—	—	4.0	—	40.0	—	80.0

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time (Q)	2.0 4.5 6.0		— — —	25 7 6	60 12 10	— — —	75 15 13	— — —	90 18 15	ns
t _{TLH} t _{THL}	Output Transition Time (RCO)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CCK-Q)	2.0 4.5 6.0		— — —	136 34 29	260 52 44	— — —	325 65 55	— — —	390 78 66	ns
t _{PLH} t _{PHL}	Propagation Delay Time (RCK-Q)	2.0 4.5 6.0		— — —	116 29 25	225 45 38	— — —	280 56 48	— — —	340 68 58	ns

AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			– 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay Time (CCK-RCO)	2.0 4.5 6.0		— — —	160 40 34	305 61 52	— — —	385 77 66	— — —	460 92 78	ns
t _{PLH} t _{PHL}	Propagation Delay Time (R/C-Q)	2.0 4.5 6.0		— — —	100 25 21	195 39 33	— — —	245 49 42	— — —	295 59 50	ns
t _{PLH} t _{PHL}	Propagation Delay Time (ENT-RCO)	2.0 4.5 6.0		— — —	116 29 25	225 45 38	— — —	280 56 48	— — —	340 68 58	ns
t _{PHL}	Propagation Delay Time (CCLR-Q)	2.0 4.5 6.0		— — —	148 37 31	285 57 48	— — —	355 71 60	— — —	430 86 73	ns
t _{PHL}	Propagation Delay Time (CCLR-RCO)	2.0 4.5 6.0		— — —	172 43 37	325 65 55	— — —	405 81 69	— — —	490 98 83	ns
f _{MAX}	Maximum Clock Frequency	2.0 4.5 6.0		4 20 24	8 30 35	— — —	3 16 19	— — —	3 13 15	— — —	MHz
t _{W(H)} t _{W(L)}	Minimum Pulse Width (CCK, RCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t _{W(L)}	Minimum Pulse Width (CCLR)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t _{REM}	Minimum Removal Time (CCLR)	2.0 4.5 6.0		— — —	— — —	5 5 5	— — —	5 5 5	— — —	5 5 5	ns
t _S	Minimum Set-up Time (LOAD, ENT, ENP)	2.0 4.5 6.0		— — —	96 24 20	225 45 38	— — —	280 56 48	— — —	340 68 58	ns
t _S	Minimum Set-up Time (A, B, C, D)	2.0 4.5 6.0		— — —	20 5 4	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t _S	Minimum Set-up Time (CCK-RCK)	2.0 4.5 6.0		— — —	52 13 11	125 25 21	— — —	155 31 26	— — —	190 38 32	ns
t _S	Minimum Set-up Time (U/D)	2.0 4.5 6.0		— — —	64 16 14	150 30 26	— — —	190 38 33	— — —	225 45 38	ns
t _H	Minimum Hold Time	2.0 4.5 6.0		— — —	— — —	0 0 0	— — —	0 0 0	— — —	0 0 0	ns


AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{PZL} t _{PZH}	3-State Output Enable Time	2.0 4.5 6.0	R _L = 1kΩ	— — —	64 16 14	130 26 22	— — —	165 33 28	— — —	195 39 33	ns
t _{PLZ} t _{PHZ}	3-State Output Disable Time	2.0 4.5 6.0	R _L = 1kΩ	— — —	92 23 20	185 37 31	— — —	230 46 39	— — —	280 56 48	ns
C _{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
C _{PD} (*)	Power Dissipation Capacitance		HC696	—	90	—	—	—	—	—	pF
			HC697	—	92	—	—	—	—	—	


Note (*) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained from the equation:

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TEST CIRCUIT I_{CC} (Opr.)

SWITCHING CHARACTERISTICS TEST WAVEFORM



SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)

OUTPUT DISABLE, ENABLE

