


## DUAL J-K FLIP FLOP WITH CLEAR

- HIGH SPEED  
 $f_{MAX} = 60 \text{ MHz (TYP.)}$  at  $V_{CC} = 5 \text{ V}$
- LOW POWER DISSIPATION  
 $I_{CC} = 2 \mu\text{A (MAX.)}$  at  $T_A = 25^\circ\text{C}$
- HIGH NOISE IMMUNITY  
 $V_{NIH} = V_{NIL} = 28\%$   $V_{CC}$  (MIN.)
- OUTPUT DRIVE CAPABILITY  
 10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE  
 $|I_{OH}| = I_{OL} = 4 \text{ mA (MIN.)}$
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE  
 $V_{CC}$  (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE  
 WITH 54/74LS73



### DESCRIPTION


The M54/74HC73 is a high speed CMOS DUAL J-K FLIP FLOP WITH CLEAR fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Depending on the logic level applied to J and K inputs, this device changes state on the negative going transition of clock input pulse ( $\bar{CK}$ ). The clear function is accomplished independently of the clock condition when the clear input (CLR) is taken low. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

### TRUTH TABLE

INPUTS			OUTPUTS		FUNCTION	
CLR	J	K	CK	Q		
L	X	X	X	L	H	CLEAR
H	L	L		Qn	$\bar{Qn}$	NO CHANGE
H	L	H		L	H	—
H	H	L		H	L	—
H	H	H		Qn	$\bar{Qn}$	TOGGLE
H	X	X		Qn	$\bar{Qn}$	NO CHANGE


X DON'T CARE

### PIN CONNECTIONS (top view)



FOR CHIP CARRIER  
 INFORMATION CONTACT SGS-THOMSON

## LOGIC DIAGRAM (1/2 of device show)



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	- 0.5 to 7	V
V <sub>I</sub>	DC Input Voltage	- 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	- 0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Source Sink Current Per Output Pin	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>tsg</sub>	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

(\*) 500 mW: ≈ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2 to 6	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	V <sub>CC</sub> { 2 V 4.5V 6 V } 0 to 1000 ns 0 to 500 ns 0 to 400 ns	ns

## DC SPECIFICATIONS

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V <sub>IL</sub>	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V <sub>OH</sub>	High Level Output Voltage	2.0 4.5 6.0	V <sub>I</sub>	I <sub>O</sub>	1.9 4.4 5.9	2.0 4.5 6.0	— — —	1.9 4.4 5.9	— — —	1.9 4.4 5.9	V
		4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	- 20 μA	4.4 5.9	4.5 6.0	— —	4.4 5.9	— —	4.4 5.9	
		4.5 6.0	V <sub>I</sub>	- 4.0 mA - 5.2 mA	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	
		2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA	— — —	0 0 0	0.1 0.1 0.1	— — —	0.1 0.1 0.1	— — —	V
		4.5 6.0		4.0 mA 5.2 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	± 0.1	—	± 1	—	± 1	μA
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	2	—	20	—	40	μA

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 15pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CK-Q, Q)		16	25	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CLR-Q, Q̄)		20	32	ns
f <sub>MAX</sub>	Maximum Clock Frequency	33	60		MHz



AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{pF}$ , Input  $t_r = t_f = 6\text{ns}$ )

Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ C$ 54HC and 74HC			- 40 to $85^\circ C$ 74HC		- 55 to $125^\circ C$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$t_{TLH}$ $t_{THL}$	Output Transition Time	2.0		—	30	75	—	90	—	110	ns
		4.5		—	8	15	—	18	—	22	
		6.0		—	7	13	—	15	—	19	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time ( $\bar{C}K-Q, Q$ )	2.0		—	76	150	—	190	—	225	ns
		4.5		—	19	30	—	38	—	45	
		6.0		—	16	26	—	33	—	38	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time ( $\bar{C}LR-Q, \bar{Q}$ )	2.0		—	96	185	—	230	—	280	ns
		4.5		—	24	37	—	46	—	56	
		6.0		—	20	31	—	39	—	48	
$f_{MAX}$	Maximum Clock Frequency	2.0		6	13	—	5	—	4	—	MHz
		4.5		30	52	—	24	—	20	—	
		6.0		35	61	—	28	—	23	—	
$t_{W(L)}$ $t_{W(H)}$	Minimum Pulse Width ( $\bar{C}K$ )	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$t_{W(L)}$	Minimum Pulse Width ( $\bar{C}L$ )	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$t_s$	Minimum Set-Up Time	2.0		—	35	100	—	125	—	150	ns
		4.5		—	9	20	—	25	—	30	
		6.0		—	8	17	—	21	—	26	
$t_h$	Minimum Hold Time	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
$t_{REM}$	Minimum Removal Time	2.0		—	5	50	—	65	—	75	ns
		4.5		—	1	10	—	13	—	15	
		6.0		—	1	9	—	11	—	13	
$C_{IN}$	Input Capacitance			—	5	10	—	10	—	10	pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	42	—	—	—	—	—	pF

Note (\*)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)

Average operating current can be obtained by the following equation  $I_{CC} (\text{Opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2$  (per F/F)

## SWITCHING CHARACTERISTICS TEST WAVEFORM

TEST CIRCUIT  $I_{CC}(\text{Opr})$ 

INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.

## SWITCHING CHARACTERISTICS TEST WAVEFORMS

