

M54HCT374 M74HCT374

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

- LOW POWER DISSIPATION $I_{CC} = 4 \mu A$ (MAX.) at $T_A = 25^{\circ}C$
- COMPATIBLE WITH TTL OUTPUTS V_{IH} = 2 V (MIN) V_{IL} = 0.8 V (MAX.)
- OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE |I_{OH}| = I_{OL} = 6 mA (MIN.)
- BALANCED PROPAGATION DELAYS tPLH = tPHL
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS374





DESCRIPTION

The M54/74HCT374 is a high speed CMOS OC-TAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This 8-bit D-type flip-flop is controlled by a clock input (CK) and an output enable input (OE). On the positive transition of the clock, the Q outputs will be set precisely to the logic state that was setup at the D inputs.

While the OE input is low, the eight outputs will be in a normal logic state (high or low logic level), and while high, the outputs will be in a high impedance state. The output control does not affect the internal operation of flip-flops. That is, the old data can be retained or the new data can be entered even while the outputs are off.

The three-state output configuration and the wide choice of outline will make its application in busorganized system simple. All inputs are equipped with protection circuits against static discharge and transient excess voltage. This integrated circuit has totally compatibility, input and output characteristic is with standard 54/74 LSTTL logic families.

M54/74HCT374

TRUTH TABLE

	INPUTS	OUTPUTS				
OE	СК	D	Q			
н	x	x	Z			
L	TL.	x	NO CHANGE			
L	F	L	L			
L	-	н	н			

X: DON'T CARE - Z: HIGH IMPEDANCE

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage	-0.5 to 7	V	
VI	DC Input Voltage	- 0.5 to V _{CC} + 0.5	V	
Vo	DC Output Voltage	- 0.5 to V _{CC} + 0.5	V	
I _{IK}	DC Input Diode Current	± 20	mA	
lok	DC Output Diode Current	± 20	mA	
Io	DC Output Source Sink Current Per Output Pin	± 35	mA	
ICC or IGND	DC V _{CC} or Ground Current	± 70	mA	
PD	Power Dissipation	500 (*)	mW	
Tstg	Storage Temperature	- 65 to 150	°C	

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(°) 500 mW: = 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C



Symbol	Parameter	Value	Unit	
Vcc	Supply Voltage	4.5 to 5.5	V	
Vi	Input Voltage	0 to Vcc	V	
Vo	Output Voltage	0 to V _{CC}	V	
TA	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C	
tr, tr	Input Rise and Fall Time	0 to 500	ns	

RECOMMENDED OPERATING CONDITIONS

DC SPECIFICATIONS

Symbol	Parameter	Vcc	Test Condition		T _A = 25°C 54HC and 74HC			– 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
					Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
VIH	High Level Input Voltage	4.5 to 5.5		1	2.0	_	-	2.0	-	2.0	_	v
VIL	Low Level Input Voltage	4.5 to 5.5			-	_	0.8	_	0.8	_	0.8	v
V _{OH}	High Level Output Voltage	4.5	VIN	ЮН								
			V _{IH} or	– 20 μA	4.4	4.5	-	4.4	-	4.4	-	V
			VIL	– 6.0 mA	4.18	4.31	-	4.13	-	4.10	-	
VOL	Low Level Output Voltage	4.5	VIN	IOL								
VOL			V _{IH} or	20 µA	-	0	0.1	-	0.1	-	0.1	v
			VIL	6.0 mA	—	0.17	0.26	_	0.33	-	0.40	
loz	3-State Output Off-State Current	5.5	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		_	_	±0.5	-	±5.0	_	± 10.0	μA
I _{IN}	Input Leakage Current	5.5	V _{IN} = V _{CC} or GND		-	-	±0.1	_	±1	-	±1	μA
Icc	Quiescent Supply		V _I = V _{CC} or GND		_	-	4	_	40		80	μA
Icc	Current 5.5		Per input: $V_{IN} = 0.5V$ or 2.4V Other input: V_{CC} or GND		-	_	2.0	_	2.9	_	3.0	mA



M54/74HCT374

Symbol	Parameter	Vcc	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
				Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	4.5		_	7	12	_	15	_	18	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CK-Q)	4.5		_	26	40	-	50	-	60	ns
f _{MAX}	Maximum Clock Frequency	4.5		25	38	_	20	-	17	_	MHz
tw	Minimum Pulse Width	4.5		_	13	25	_	32	_	38	ns
ts	Minimum Set-up Time	4.5		-	6	15	-	19	_	23	ns
th	Minimum hold Time	4.5		_	_	0	_	0	_	0	ns
t _{PZL} t _{PZH}	3-State Output Enable Time	4.5	$R_L = 1k\Omega$	-	27	42	_	53	_	63	ns
t _{PLZ} t _{PHZ}	3-State Output Disable Time	4.5	$R_L = 1k\Omega$	_	22	32	_	40	_	48	ns
CIN	Input Capacitance			-	5	10	_	10	_	10	pF
C _{OUT}	Output Capacitance			-	10	-	-	-	-	_	pF
C _{PD} (*)	Power Dissipation Capacitance			-	60	-	-	-	-	_	рF

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50pF$, Input $t_r = t_f = 6ns$)

Note (*) CPD is defined as the value of IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)

Average opeating current is: $I_{C(opr,)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per FLIP/FLOP) And the C_{PD} when n circuits of FLIP/FLOP operate, can be gained by the following equation. C_{PD} (TOTAL) = 42 + 18 \cdot n (pF)

INPUT AND OUTPUT EQUIVALENT CIRCUIT





SWITCHING CHARACTERISTICS TEST WAVEFORM

TPLH, TPHL, Ts, th, tw



Duty cycle of CK: 50%

$$M_{MAX} = \frac{1}{T_{CK}}$$

tpLZ, tpZL

The 1K\Omega load resistors should be connected between outputs and V_{CC} line and the 50pF load capacitors should be connected between outputs and GND line. All inputs except OE input should be connected to V_{CC} line or GND line such that outputs will be in low logic level while OE input is held low.



The $1K\Omega$ load resistors and the 50pF load capacitors should be connected between each output and GND line.

All inputs except \overline{OE} input should be connected to V_{CC} or GND line such that output will be in high logic level while \overline{OE} inputs is held low.





M54/74HCT374

TEST CIRCUIT ICC (Opr.)



