

# M54HCT564/574 M74HCT564/574

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT HCT564 INVERTING - HCT574 NON-INVERTING

- HIGH SPEED f<sub>MAX</sub> = 45 MHz (TYP) at V<sub>CC</sub> = 5V
- LOW POWER DISSIPATION  $I_{CC} = 4 \mu A$  (MAX.) at  $T_A = 25^{\circ}C$
- HIGH NOISE IMMUNITY V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (MIN.)
- OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE |I<sub>OH</sub>| = I<sub>OL</sub> = 6 mA (MIN.)
- BALANCED PROPAGATION DELAYS tPLH = tPHL
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS564/574

#### DESCRIPTION

The M54/74HCT564 and M54/74HCT574 are high speed CMOS OCTAL FLIP-FLOPS with 3-STATE OUTPUTS fabricated with silicon gate C<sup>2</sup>MOS technology. These ICs achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type flip-flops are controlled by a clock input (CK) and an output enable input (OE). On the positive transition of clock, the Q outputs will be set inversely to the logic state that were set-up at the D inputs. While the OE input is at low level, the eight outputs will be in a normal logic state (high or low logic level), and while high the outputs will be in a high impedance state. The output control does not affect the internal operation of flipflops. That is, the old data can be retained or the new data can be entered even while the outputs are off. The application engineer has a choice of combination of inverting and non-inverting outputs. symmetrical and neighbouring input/output pin layout. The 3-state output configuration and the wide choice of outline makes bus-organized systems simple. All inputs are equipped with protection circuit against static discharge and transient excess voltage. These integrated circuits are totally compatible, input and output characteristics, with standard 54/74 LSTTL logic families.

M54HCT/74HCT devices are designed to directly interface HSC<sup>2</sup>MOS system with TTL and NMOS components. These components are also plug in replacements for LSTTL devices but with low power consumption.





## M54/74HCT564/574

## CHIP CARRIER



# LOGIC DIAGRAM





## TRUTH TABLE

	INPUTS		OUTI	PUTS		
OE	СК	D	Q (HCT 574)	Q (HCT 564)		
н	x	x	Z	Z		
L	Ŧ	x	NO CHANGE	NO CHANGE		
L	Ŧ	L	L	н		
L	Ŧ	н	н	L		

X: DON'T CARE Z: HIGH IMPEDANCE

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit	
Vcc	Supply Voltage	-0.5 to 7	V	
VI	DC Input Voltage	- 0.5 to V <sub>CC</sub> + 0.5	V	
Vo	DC Output Voltage	-0.5 to V <sub>CC</sub> +0.5	V	
I <sub>IK</sub>	DC Input Diode Current	± 20	mA	
IOK	DC Output Diode Current	± 20	mA	
10	DC Output Source Sink Current Per Output Pin	± 35	mA	
ICC OF IGND	DC V <sub>CC</sub> or Ground Current	± 70	mA	
PD	Power Dissipation	500 (*)	mW	
Tstg	Storage Temperature	- 65 to 150	°C	

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(°) 500 mW: ≡ 65°C derate to 300 mW by 10 mW/°C to 85°C.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit V	
Vcc	Supply Voltage	4.5 to 5.5		
VI	Input Voltage	0 to V <sub>CC</sub>	V	
Vo	Output Voltage	0 to V <sub>CC</sub>	V	
TA	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	0 to 500	ns	



# M54/74HCT564/574

## DC SPECIFICATIONS

Symbol	Parameter	Vcc	Test Condition		T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
					Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	4.5 to 6.0			2.0 5.5	_	_	2.0	_	2	_	v
VIL	Low Level Input Voltage	4.5 to 5.5			_	_	0.8	_	0.8	_	0.8	V
V <sub>OH</sub>	High Level Output Voltage		VI	۱ <sub>0</sub>								
		4.5	VIH	– 20 μA	4.4		_	4.4	-	4.4	-	V
		4.5	or V <sub>IL</sub>	– 6.0 mA	4.18	4.31	_	4.13	_	4.1		
V <sub>OL</sub>	Low Level Output Voltage	4.5	VIH	20 µA	_		0.1	_	0.1	_	0.1	V
		4.5	or V <sub>IL</sub>	6.0 mA	_	0.17	0.32	-	0.37	_	0.40	
l	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		-	-	±0.1	-	±1.0	-	± 1.0	μA
I <sub>OZ</sub>	3 State Output Current	5.5			-	—	±0.5	-	±5.0	-	± 10	μA
lcc	Quiescent Supply Current	6.0	$V_I = V_{CC}$ or GND		-	-	4	-	40	-	80	μA

# INPUT AND OUTPUT EQUIVALENT CIRCUIT





Symbol	Parameter	Vcc	Test Condition	$T_A = 25^{\circ}C$ 54HC and 74HC			- 40 to 85°C 74HC		– 55 to 125°C 54HC		Unit
				Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	4.5		-	7	12	-	15		18	ns
tPLH tPHL	Propagation Delay Time (CK-Q)	4.5		-	26	41	-	51		62	ns
fmax	Maximum Clock Frequency	4.5		25	38	-	20	-	17	-	MHz
t <sub>W(H)</sub> t <sub>W(L)</sub>	Minimum Pulse Width (CK)	4.5		-	8	15	-	19	-	22	ns
ts	Minimum Set-up Time	4.5		-	1	10	-	13		15	ns
th	Minimum Hold Time	4.5		-		5	-	5		5	ns
t <sub>PZL</sub> t <sub>PZH</sub>	3-State Output Enable Time	4.5	$R_L = 1K\Omega$	-	18	35	-	44		53	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	3-State Output Disable Time	4.5	$R_L = 1K\Omega$	-	26	37	-	46		56	ns
CIN	Input Capacitance			-	5	10	-	10		10	
C <sub>OUT</sub>	Output Capacitance			-	10	-	-	-	-	_	ρF
C <sub>PD</sub> (*)	Power Dissipation Capacitance		HCT564 HCT574	_	60 57	_	_	_	-	_	

## AC ELECTRICAL CHARACTERISTICS ( $C_L = 50pF$ , Input $t_f = t_f = 6ns$ )

Note (\*) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.  $I_{CC}(Opr) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$ .

## TEST CIRCUIT ICC (Opr.)





### M54/74HCT564/574

#### SWITCHING CHARACTERISTICS TEST WAVEFORM

