

## COMBINED SINGLE CHIP PCM CODEC AND FILTER

- M5914 ASYNCHRONOUS CLOCK, 8th BIT SIGNALING. LOOP BACK TEST CAPABILITY
- M5913 SYNCHRONOUS CLOCKS ONLY
- AT&T D3/D4 AND CCITT COMPATIBLE
- TWO TIMING MODES :  
FIXED DATA RATE MODE : 1.536 MHz, 1.544 MHz, 2.048 MHz  
VARIABLE DATA MODE : 64 kHz - 4.096 MHz
- PIN SELECTABLE  $\mu$ -LAW OR A-LAW OPERATION
- NO EXTERNAL COMPONENTS FOR SAMPLE AND HOLD AND AUTO ZERO FUNCTIONS
- LOW POWER DISSIPATION :  
0.5 mW POWER DOWN 70 mW OPERATING
- EXCELLENT POWER SUPPLY REJECTION

- Transmission - M5914-D3/D4 Channel Banks
- Concentration - M5913 and M5914-Subscriber Carrier and Concentrators.

The wide dynamic range of the M5913 and M5914 (78 dB) and the minimal conversion time make them ideal products for other applications such as :


Voice Store and Forward - Digital Echo Cancellers  
- Secure Communications Systems - Satellite Earth Stations.

### DESCRIPTION


The M5913 and M5914 are fully integrated PCM (pulse code modulation) codecs and transmit/receive filter using CMOS silicon gate technology.

The primary applications for the M5913 and M5914 are telephone systems :

- Switching - M5913-Digital PBX's and Central Office Switching Systems



**DIP20**  
(Plastic and Ceramic)




**DIP24**  
(Plastic and Ceramic)

### ORDER CODES :

M5913B1  
M5914B1


M5913F1  
M5914F1

### BLOCK DIAGRAM



**PIN NAMES**

V <sub>BB</sub>	Power (– 5 V)	GS <sub>X</sub>	Gain Control
PWRO+, PWRO–	Power Amplifier Outputs	VF <sub>X</sub> –, VF <sub>X</sub> +	Analog Inputs
GS <sub>R</sub>	Gain Setting Input for Receive Channel	GRDA	Analog Ground
PDN	Power Down Select	NC	No Connect
CLKSEL	Master Clock Select	SIG <sub>X</sub>	Transmit Digital Signaling Input
LOOP	Analog Loop Back	ASEL	μ or A-law Select
SIG <sub>R</sub>	Signaling Bit Output	TS <sub>X</sub>	Digital Output - Timeslot Strobe
DCLK <sub>R</sub>	Receive Data Rate Clock	DCLK <sub>X</sub>	Transmit Data Rate Clock
D <sub>R</sub>	Receive Channel Input	D <sub>X</sub>	Transmit (digital) Output
FS <sub>R</sub>	Receive Frame Synchronization Clock	FS <sub>X</sub>	Transmit Frame Synchronization Clock
GRDD	Digital Ground	CLK <sub>X</sub>	Transmit Master Clock
V <sub>CC</sub>	Power (+ 5 V)	CLK <sub>R</sub>	Receive Master Clock

**PIN CONNECTION**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	With Respect GRDD, GRDA = 0 V	– 0.6 to 7	V
V <sub>BB</sub>	With Respect GRDD, GRDA = 0 V	0.6 to – 7	V
GRDD, GRDA	In Such Case : 0 ≤ V <sub>CC</sub> ≤ + 7 V, – 7 V ≤ V <sub>BB</sub> ≤ 0 V	± 0.3	V
V <sub>I/O</sub>	Analog Inputs, Analog Outputs and Digital Inputs	V <sub>BB</sub> – 0.3 ≤ V <sub>IN</sub> /V <sub>OUT</sub> ≤ V <sub>CC</sub> + 0.3	V
V <sub>O DIG</sub>	Digital Outputs	GRDD – 0.3 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> + 0.3	V
T <sub>op</sub>	Temperature Range	– 10 to 80	°C
T <sub>stg</sub>	Storage Temperature	– 65 to 150	°C
P <sub>tot</sub>	Power Dissipation	1	W

## PIN DESCRIPTIONS

Symbol	Function
V <sub>BB</sub>	Most negative supply. input voltage is $-5\text{ V} \pm 5\%$ .
PWRO+	Non-inverting Output of Power Amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.
PWRO-	Inverting Output of Power Amplifier. Functionally identical and complementary to PWRO+.
GS <sub>R</sub>	Input to the Gain Setting Network on the Output Power Amplifier. Transmission level can be adjusted over a 12 dB range depending on the voltage at GS <sub>R</sub> .
PDN	Power Down Select. When PDN is TTL high, the device is active. When low, the device is powered down.
CLKSEL	Input which must be pinstrapped to reflect the master clock frequency at CLK <sub>X</sub> , CLK <sub>R</sub> . CLKSEL = V <sub>BB</sub> ..... 2.048 MHz CLKSEL = GRDD ..... 1.544 MHz CLKSEL = V <sub>CC</sub> ..... 1.536 MHz
LOOP	Analog Loopback. When this pin is TTL high, the receive output (PWRO+) is internally connected to VF <sub>XI</sub> +. GS <sub>R</sub> is internally connected to PWRO-, and VF <sub>XI</sub> - 0s internally connected to GS <sub>X</sub> . A 0 dBm0 digital signal input at D <sub>R</sub> is returned as a +3 dBm0 digital signal output at D <sub>X</sub> .
SIG <sub>R</sub>	Signaling Bit Output. Receive Channel. In fixed data rate mode, SIG <sub>R</sub> outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame.
DCLK <sub>R</sub>	Selects the fixed or variable data rate mode. When DCLK <sub>R</sub> is connected to V <sub>BB</sub> , the fixed data rate mode is selected. When DCLK <sub>R</sub> is not connected to V <sub>BB</sub> , the device operates in the variable data rate mode. In this mode DCLK <sub>R</sub> becomes the receive data clock which operates at TTL levels from 64 kB to 4.096 MB data rates.
D <sub>R</sub>	Receive PCM Input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock : CLK <sub>R</sub> in the fixed data rate mode and DCLK <sub>R</sub> in variable data rate mode.
FS <sub>R</sub>	8 KHz frame synchronization clock input/timeslot enable, receive channel. A multifunction input which in fixed data rate mode distinguishes between signaling and non-signaling frames by means of a double or single wide pulse respectively. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS <sub>R</sub> is TTL low for 30 milliseconds.
GRDD	Digital Ground for all Internal Logic Circuits. Not Internally Tied to GRDA.
CLK <sub>R</sub>	Receive master and data clock for the fixed data rate mode : receive master clock only in variable data rate mode.
CLK <sub>X</sub>	Transmit master and data clock for the fixed data rate mode, transmit master clock only in variable data rate mode.
FS <sub>X</sub>	8 KHz frame synchronization clock input/timeslot enable, transmit channel. Operates independently but in an analogous manner to FS <sub>R</sub> . The transmit channel enters the standby state whenever FS <sub>X</sub> is TTL low for 30 milliseconds.
D <sub>X</sub>	Transmit PCM output PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock : CLK <sub>X</sub> in fixed data rate mode and DCLK <sub>X</sub> in variable data rate mode.
TS <sub>X</sub> /DCLK <sub>X</sub>	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64 KB to 4.096 MB data rates.

## PIN DESCRIPTIONS (continued)

Symbol	Function
SIG <sub>X</sub> /ASEL	A dual purpose selects $\mu$ -law and pin. When connected to V <sub>BB</sub> , A-law operation is selected. When it is not connected to V <sub>BB</sub> this pin is a TTL level input for signaling operation. This input is transmitted as the eighth bit of the PCM word during signaling frames on the D <sub>X</sub> lead.
NC	No Connect
GRDA	Analog Ground Return for all Internal Voice Circuits. Not internally connected to GRDD.
VF <sub>XI</sub> +	Non-inverting analog input to uncommitted transmit operational amplifier.
VF <sub>XI</sub> -	Inverting analog input to uncommitted transmit operational amplifier.
GS <sub>X</sub>	Output terminal of on-chip uncommitted op amp. Internally, this is the voice signal input to the transmit filter.
V <sub>CC</sub>	Most Positive Supply. Input Voltage is $+5\text{ V} \pm 5\%$

## FUNCTIONAL DESCRIPTION


The M5913 and M5914 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line or trunk.

The following major functions are provided :


- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information

Figure 3 : Typical Line Terminations.

## SWITCHING




Functional block diagram of a line circuit with separate signaling control highways.




Functional block diagram of a line circuit with borrowed 8th bit signaling

## CHANNEL BANKS



A typical CCITT channel unit.



A typical 4-wire channel unit with signaling using borrowed 8th bit.

## GENERAL OPERATION

## SYSTEM RELIABILITY FEATURES

The combo-chip can be powered up by pulsing  $FS_X$  and/or  $FS_R$  while a TTL high voltage is applied to PDN, provided that all clocks and supplies are connected. The M5913 and M5914 have internal re-sets on power up (or when  $V_{BB}$  or  $V_{CC}$  are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs  $D_X$  and  $TS_X$  are held in a high impedance state for approximately four frames (500 $\mu$ s) after power up or application of  $V_{BB}$  or  $V_{CC}$ . After this delay,  $D_X$ ,  $TS_X$ , and signaling will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 40 milliseconds to reach their equilibrium value due to the autozero circuit setting time. Thus, valid digital information, such as for

on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output  $SIG_R$  is also held low for a maximum of four frames after power up or application of  $V_{BB}$  or  $V_{CC}$ .  $SIG_R$  will remain low thereafter until it is updated by a signaling frame.

To further enhance system reliability,  $TS_X$  and  $\bar{D}_X$  will be placed in a high impedance state approximately 20 $\mu$ s after an interruption of  $CLK_X$ . Similarly,  $SIG_R$  will be held low approximately 20 $\mu$ s after an interruption of  $CLK_R$ . These interruptions could possibly occur with some kind of fault condition.

## POWER DOWN AND STANDBY MODES

To minimize power consumption, two power down modes are provided in which most M5913/M5914

Table 1 : Power-down Methods.

Device Status	Power-down Method	Digital Outputs Status
Power Down Mode	PDN = TTL low	$TS_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state within 10 $\mu$ s.
Standby Mode	$FS_X$ and $FS_R$ are TTL low.	$TS_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state 30 milliseconds after $FS_X$ and $FS_R$ are removed.
Only transmit is on standby.	$FS_X$ is TTL low.	$TS_X$ and $D_X$ are placed in a high impedance state within 30 milliseconds.
Only receive is on standby.	$FS_R$ is TTL low.	$SIG_R$ is placed in a TTL low state within 30 milliseconds.

functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 1, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the PDN pin. In this mode, power consumption is reduced to an average of 0.5 milliwatts. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the PDN pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing FS<sub>x</sub> and/or FS<sub>R</sub>. With both channels in the standby state, power consumptions is reduced to an average of 1 milliwatts. If transmit only operation is desired, FS<sub>x</sub> should be applied to the device while FS<sub>R</sub> is held low. Similarly, if receive only operation is desired, FS<sub>R</sub> should be applied while FS<sub>x</sub> is held low.

#### FIXED DATA RATE MODE

Fixed data rate timing, is selected by connecting DCLK<sub>R</sub> to V<sub>BB</sub>. It employs master clocks CLK<sub>x</sub> and CLK<sub>R</sub>, frame synchronization clocks FS<sub>x</sub> and FS<sub>R</sub>, and output TS<sub>x</sub>.

CLK<sub>x</sub> and CLK<sub>R</sub> serve both as master clocks to operate the codec and filter sections and bit clocks to clock the data in and out from the PCM highway. FS<sub>x</sub> and FS<sub>R</sub> are 8 kHz inputs which set the sampling frequency and distinguish between signaling and non-signaling frames by their pulse width. A frame synchronization pulse which is one master clock wide designates a non-signaling frame, while a double wide sync pulse enables the signaling function. TS<sub>x</sub> is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at D<sub>x</sub> on the first eight positive transitions of CLK<sub>x</sub> following the rising edge of FS<sub>x</sub>. Similarly on the receive side, data is received on the first eight falling edges of CLK<sub>R</sub>. The frequency of CLK<sub>x</sub> and CLK<sub>R</sub> is selected by the CLKSEL pin to be either 1.536, 1.544 or 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

#### VARIABLE DATA RATE MODE

Variable data rate timing is selected by connecting DCLK<sub>R</sub> to the bit clock for the receive PCM highway

rather than to V<sub>BB</sub>. It employs master clocks CLK<sub>x</sub> and CLK<sub>R</sub>, bit clocks DCLK<sub>R</sub> and DCLK<sub>x</sub> and frame synchronization clocks FS<sub>R</sub> and FS<sub>x</sub>.

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, which can be asynchronous in the case of the M5914, or synchronous in the case of the M5913 from 64 KHz to 4.096 MHz. Master clocks inputs are still restricted to 1.536, 1.544, or 2.048 MHz.

In this mode, DCLK<sub>R</sub> and DCLK<sub>x</sub> become the data clocks for the receive and transmit PCM highways. While FS<sub>x</sub> is high, PCM data from D<sub>x</sub> is transmitted onto the highway on the next eight consecutive positive transitions of DCLK<sub>x</sub>. Similarly, while FS<sub>R</sub> is high, each PCM bit from the highway is received by D<sub>R</sub> on the next eight consecutive negative transition of DCLK<sub>R</sub>.

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125  $\mu$ s frame as long as DCLK<sub>x</sub> is pulsed and FS<sub>x</sub> is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode. Conversely, signaling is only allowed in the fixed data rate mode since the variable mode provides no means with which to specify a signaling frame.


#### SIGNALING

Signaling can only be performed with the 24-pin device in the fixed data rate timing mode (DCLK<sub>R</sub> = V<sub>BB</sub>). Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the codec will encode the incoming analog signal and substitute the signal present on SIG<sub>x</sub> for the least significant bit of the encoded PCM word. Similarly, in a receive signaling frame, the codec will decode the seven most significant bits according to CCITT recommendation G.733 and output the logical state of the LSB on the SIG<sub>R</sub> lead until it is updated in the next signaling frame. Timing relationships for signaling operation are shown in figure 4.

#### ASYNCHRONOUS OPERATION

The M5914 can be operated with asynchronous clocks in either the fixed or variable data rate modes. In order to avoid crosstalk problems associated with special interrupt circuitry the design of the M5913/M5914 combocip includes separate digital-

Figure 4 : Signaling Timing (used only with fixed data rate mode).







nel, providing the user a significant margin for error in other board components.

## CONVERSION LAWS

The M5913 and M5914 are designed to operate in both  $\mu$ -law and A-law systems. The user can select either conversion law according to the voltage present on the SIG<sub>X</sub>/ASEL pin. In each case the coder

and decoder process a companded 8-bit PCM word following CCITT recommendation G.711 for  $\mu$ -law and A-law conversion. If A-law operation is desired, SIG<sub>X</sub> should be tied to V<sub>BB</sub>. Thus, signaling is not allowed during A-law operation. If  $\mu$ =255-law operation is selected, then SIG<sub>X</sub> is a TTL level input which modifies the LSB on the PCM output in signaling frames.

## TRANSMIT OPERATION

### TRANSMIT FILTER

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. This operational amplifier has a common mode range of 2.17 volts, a maximum DC offset of 25 mV, a minimum voltage gain of 5000, and a unity gain bandwidth of typically 1 MHz. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output (GS<sub>X</sub>) must be greater than 10 kilohms in parallel with less than 50 pF. The input signal on lead VF<sub>XI</sub>+ can be either AC or DC coupled. The input op amp can also be used in the inverting mode or differential amplifier mode (see figure 6).

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stop-band attenuation which fulfills the AT & T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The M5913 and M5914 specifications meet or exceed digital class 5 central

office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in the relative table.


A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

### ENCODING

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to encoder. This autozero circuit uses the sign bit averaging technique. In this way, all DC offset is removed from the encoder input waveform.

**Figure 6 :** Transmit Filter Gain Adjustment.



## RECEIVE OPERATION

### DECODING

The PCM word at the  $D_R$  lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

### RECEIVE FILTER

The receive section of the filter provides passband flatness and stopband rejection which fulfills both the AT & T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin X)/X$  response of such decoders. The receive filter characteristics and specifications are shown in the relative table.

### RECEIVE OUTPUT POWER AMPLIFIERS

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended

(referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as  $300\Omega$  single ended to a level of 12 dBm or  $600\Omega$  differentially to a level of 15 dBm.

The receive channel transmission level may be adjusted between specified limits by manipulation of the  $GS_R$  input.  $GS_R$  is internally connected to an analog gain setting network. When  $GS_R$  is strapped to  $PWRO-$ , the receive level is maximized ; when it is tied to  $PWRO+$ , the level is minimized. The output transmission level interpolates between 0 and -12 dB as  $GS_R$  is interpolated (with potentiometer) between  $PWRO-$  and  $PWRO+$ . The use of the output gain set is illustrated in figure 7.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at  $D_R$  is the eight-code sequence specified in CCITT recommendation G.711.

## OUTPUT GAIN SET : DESIGN CONSIDERATIONS

(refer to figure 7)

$PWRO+$  and  $PWRO-$  are low impedance complementary outputs. The voltages at the nodes are :

$V_{O+}$  at  $PWRO+$

$V_O$  at  $PWRO$


$V_O = V_{O+} - V_{O-}$  (total differential response)

$R_1$  and  $R_2$  are a gain setting resistor network with the center tap connected to the  $GS_R$  input. A value

greater than  $10 K\Omega$  and less than  $100 K\Omega$  for  $R_1 + R_2$  is recommended because :

- The parallel combination of  $R_1 + R_2$  and  $R_L$  sets the total loading.
- The total capacitance at the  $GS_R$  input and the parallel combination of  $R_1$  and  $R_2$  define a time constant which has to be minimized to avoid inaccuracies.

Figure 7 : Gain Setting Configuration.



If  $V_A$  represents the output voltage without any gain setting resistor network connected, you can have :

$$V_O = A V_A$$

$$1 + (R_1/R_2)$$

$$\text{where } A = \frac{4 + (R_1/R_2)}{4 + (R_1/R_2)}$$

For design purposes, a useful form is  $R_1/R_2$  as a function of  $A$ .

$$R_1/R_2 = \frac{4A - 1}{1 - A}$$

(allowable values for  $A$  are those which make  $R_1/R_2$  positive)

Examples are :

If  $A = 1$  (maximum output), then

$$R_1/R_2 = \infty \text{ or } V(GS_R) = V_O ;$$

i.e.,  $GS_R$  is tied to  $PWRO-$

If  $A = 1/2$ , then

$$R_1/R_2 = 2$$

If  $A = 1/4$  (minimum output) then

$$R_1/R_2 = 0 \text{ or } V(GS_R) = V_{O+} ;$$

i.e.,  $GS_R$  is tied to  $PWRO+$

**DC CHARACTERISTICS** ( $T_{amb} = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5 \pm 5\%$ ,  $V_{BB} = -5 \text{ V} \pm 5\%$ ,  $GRDA = 0 \text{ V}$ , unless otherwise specified) Typical values are for  $T_{amb} = 25^\circ\text{C}$  and nominal power supply values.

## DIGITAL INTERFACE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{IL}$	Low Level Input Current	$GRDD \leq V_{IN} \leq V_{IL}$ (note <sup>1</sup> )			10	$\mu\text{A}$
$I_{IH}$	High Level Input Current	$V_{IH} \leq V_{IN} \leq V_{CC}$			10	$\mu\text{A}$
$V_{IL}$	Input Low Voltage. Except CLKSEL				0.8	V
$V_{IH}$	Input High Voltage. Except CLKSEL		2.0			V
$V_{OL}$	Output Low Voltage	$I_{OL} = 3.2 \text{ mA}$ at $D_X$ $TS_X$ and $SIG_R$			0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = 9.6 \text{ mA}$ at $D_X$ $I_{OH} = 1.2 \text{ mA}$ at $SIG_R$	2.4			V
$V_{ILO}$	Input Low Voltage. CLKSEL <sup>2</sup>		$V_{BB}$		$V_{BB}+0.5$	V
$V_{IIO}$	Input Intermediate Voltage, CLKSEL		$GRDD - 0.5$		0.5	V
$V_{IHO}$	Input High Voltage. CLKSEL		$V_{CC}-0.5$		$V_{CC}$	V
$C_{OX}$	Digital Output Capacitance <sup>3</sup>			5		pF
$C_{IN}$	Digital Input Capacitance			5	10	pF

**Notes :** 1.  $V_{IN}$  is the voltage on any digital pin.

2.  $SIG_X$  and  $DCLK_R$  are TTL level inputs between  $GRDD$  and  $V_{CC}$  ; they are also pinstraps for mode selection when tied to  $V_{BB}$  Under these conditions  $V_{ILO}$  is the input low voltage requirement.

3. Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pF.

**DC CHARACTERISTIC** (continued)POWER DISSIPATION All measurements made at  $f_{CLK} = 2.048 \text{ MHz}$ , outputs unloaded.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{CC1}$	$V_{CC}$ Operating Current			6	10	mA
$I_{BB1}$	$V_{BB}$ Operating Current			6	9	mA
$I_{CC0}$	$V_{CC}$ Power Down Current	$PDN \leq V_{IL}$ ; after 10 $\mu$ s		40	300	$\mu$ A
$I_{BB0}$	$V_{BB}$ Power Down Current	$PDN \leq V_{IL}$ ; after 10 $\mu$ s		40	300	$\mu$ A
$I_{CCS}$	$V_{CC}$ Standby Current	$FS_X, FS_R \leq V_{IL}$ ; after 30 ms		300	600	$\mu$ A
$I_{BBS}$	$V_{BB}$ Standby Current	$FS_X, FS_R \leq V_{IL}$ ; after 30 ms		40	300	$\mu$ A
$P_{D1}$	Operating Power Dissipation			60	100	mW
$P_{D0}$	Power Down Dissipation	$PDN \leq V_{IL}$ ; after 10 $\mu$ s		0.4	3	mW
$P_{ST}$	Standby Power Dissipation	$FS_X, FS_R \leq V_{IL}$ ; after 30 ms		1.7	5	mW

**Notes :**

1.  $V_{IN}$  is the voltage on any digital pin
2.  $SIG_X$  and  $DCLK_R$  are TTL level inputs between  $GRDD$  and  $V_{CC}$  ; they are also pinstraps for mode selection when tied to  $V_{BB}$  Under these conditions  $V_{ILO}$  is the input low voltage requirement.
3. Timing parameters are guaranteed based on a 100 pF based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pF

**ANALOG INTERFACE. TRANSMIT FILTER INPUT STAGE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{BX1}$	Input Leakage Current $VF_{X1+}, VF_{X1-}$	$-2.17 \text{ V} \leq V_{IN} \leq 2.17 \text{ V}$			100	nA
$R_{IX1}$	Input Resistance, $VF_{X1+}, VF_{X1-}$		10			M $\Omega$
$V_{OSX1}$	Input Offset Voltage, $VF_{X1+}, VF_{X1-}$				25	mV
CMRR	Common Mode Rejection, $VF_{X1+}, VF_{X1-}$	$-2.17 \leq V_{IN} \leq 2.17 \text{ V}$	55			dB
$A_{VOL}$	DC Open Loop Voltage Gain, $GS_X$	$R_L = 10 \text{ k}\Omega$	5000	20.000		
$f_C$	Open Loop Unity Gain Bandwidth, $GS_X$			1		MHz
$V_{OX1}$	Output Voltage Swing $GS_X$	$R_L \geq 10 \text{ k}\Omega$	2.17		- 2.17	V
$C_{LX1}$	Load Capacitance, $GS_X$				50	pF
$R_{LX1}$	Minimum Load Resistance, $GS_X$		10			k $\Omega$

**DC CHARACTERISTIC (continued)****ANALOG INTERFACE. RECEIVE FILTER DRIVER AMPLIFIER STAGE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$R_{ORA}$	Output Resistance. PWRO+, PWRO–			1		$\Omega$
$V_{OSRA}$	Single Ended Output DC Offset. PWRO+, PWRO–	Relative to GRDA	– 150	75	150	mV
$C_{LRA}$	Load Capacitance. PWRO+, PWRO–				100	pF

**AC CHARACTERISTICS - TRANSMISSION PARAMETERS**

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave<sup>1</sup>. Input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended, maximum gain configuration<sup>2</sup>. All output levels are (sin X)/X corrected.

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
EmW	Encoder Milliwatt Response (transmit gain tolerance)	$T_{amb} = 25\text{ }^{\circ}\text{C}$ ; $V_{BB} = -5\text{ V}$ ; $V_{CC} = 5\text{ V}$	– 0.15	$\pm 0.04$	0.15	dBmO
EmW <sub>TS</sub>	EmW Variation with Temperature and Supplies	$\pm 5\%$ Supplies, 0 to 70 $^{\circ}\text{C}$ Relative to Nominal Condition	– 0.12		0.12	dB
DmW	Digital Milliwatt Response (receive gain tolerance)	$T_{amb} = 25\text{ }^{\circ}\text{C}$ , $V_{BB} = -5\text{ V}$ ; $V_{CC} = 5\text{ V}$	– 0.15	$\pm 0.04$	0.15	dBmO
DmW <sub>TS</sub>	DmW Variation with Temperature and Supplies	$\pm 5\%$ , 0 to 70 $^{\circ}\text{C}$	– 0.08		0.08	dB
0 TLP <sub>1X</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) $\mu$ -law	600 $\Omega$ Load 900 $\Omega$ Load		2.76 1.00		dBm dBm
0 TLP <sub>2X</sub>	Zero Transmission Level Point Transmit Channel (0 dBm0) A-law	600 $\Omega$ Load 900 $\Omega$ Load		2.79 1.03		dBm dBm
0TLP <sub>1R</sub>	Zero Receive Level Point Receive Channel (0 dBm0) $\mu$ -law	600 $\Omega$ Load 900 $\Omega$ Load		5.76 4.00		dBm dBm
0TLP <sub>2R</sub>	Zero Receive Level Point Receive Channel (0 dBm0) A-law	600 $\Omega$ Load 900 $\Omega$ Load		5.79 4.03		dBm dBm

**Note :**

- 0 dBm0 is defined as the zero reference point of the channel under test (0 TLP). This corresponds to an analog signal input of 1.064  $V_{rms}$  or an output of 1.503  $V_{rms}$  ( $\mu$ -Law) dual 1.068  $V_{rms}$  or an output 1.516  $V_{rms}$  (A-Law).
- Unity gain input amplifier : GSx is connected to VFxl. Signal input VFxl+ : Maximum gain output amplifier : GS<sub>R</sub> is connected to PWRO-, output to PWRO+.

**AC CHARACTERISTIC** (continued)**GAIN TRACKING****Reference Level = - 10 dBm0**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
GT1 <sub>X</sub>	Transmit Gain Tracking Error Sinusoidal Input ; $\mu$ -law	3 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0			$\pm 0.2$ $\pm 0.4$ $\pm 1.0$	dB dB dB
GT2 <sub>X</sub>	Transmit Gain Tracking Error Sinusoidal Input ; A-law	3 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0			$\pm 0.2$ $\pm 0.4$ $\pm 1.0$	dB dB dB
GT1 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input ; $\mu$ -law	3 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0			$\pm 0.2$ $\pm 0.4$ $\pm 1.0$	dB dB dB
GT2 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input ; A-law	3 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0			$\pm 0.2$ $\pm 0.4$ $\pm 1.0$	dB dB dB

**NOISE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
N <sub>XC1</sub>	Transmit Noise, C-message Weighted	VF <sub>XI</sub> + = GRDA VF <sub>XI</sub> - = GS <sub>X</sub>		0	13	dB <sub>Brnc0</sub>
N <sub>XC2</sub>	Transmit Noise, C-message Weighted with Eighth Bit Signaling	VF <sub>XI</sub> + = GRDA VF <sub>XI</sub> - = GS <sub>X</sub> ; 6 th Frame Signaling		13	18	dB <sub>Brnc0</sub>
N <sub>XP</sub>	Transmit Noise, Psophometrically Weighted	VF <sub>XI</sub> + = GRDA VF <sub>XI</sub> - = GS <sub>X</sub>		(1)*	- 80	dBm0p
N <sub>RC1</sub>	Receive Noise C-message Weighted : Quiet Code	D <sub>R</sub> = 11111111 Measure at PWRO+		1	9	dB <sub>Brnc0</sub>
N <sub>RC2</sub>	Receiver Noise, C-message Weighted : Sign Bit Toggle	Input to D <sub>R</sub> is Zero Code with Sign Bit Toggle at 1 kHz Rate		1	10	dB <sub>Brnc0</sub>
N <sub>RP</sub>	Receive Noise, Psophometrically Weighted	D <sub>R</sub> = Lowest Positive Decode Level		- 90	- 81	dBm0p
N <sub>SF</sub>	Single Frequency NOISE End to End Measurement	CCITT G.712.4.2			- 50	DBM0
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit Channel	Idle Channel ; 200 mV P-P Signal on Supply ; 0 to 50 kHz, Measure at D <sub>X</sub>		- 40		dB
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection, Transmit Channel	Idle Channel ; 200 mV P-P Signal on Supply ; 0 to 50 kHz, Measure at D <sub>X</sub>		- 40		dB
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection, Receive Channel	Idle Channel ; 200 mV P-P Signal on Supply ; Measure Narrow Band at PWRO+ Single Ended, 0 to 50 kHz		- 40		dB
PSRR <sub>4</sub>	V <sub>BB</sub> Power Supply, Rejection Receive Channel	Idle Channel ; 200 mV P-P Signal on Supply ; Measure Narrow Band at PWRO+ Single Ended, 0 to 50 kHz		- 40		dB

(1) \* Noise free : DX PCM Code stable at 01010101.

## AC CHARACTERISTIC (continued)

## NOISE (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
CT <sub>TR</sub>	Crosstalk, Transmit to Receive, Single Ended Outputs	VF <sub>XI</sub> + = 0 dBm0, 1.02 kHz, D <sub>R</sub> = Lowest Positive Decode Level, Measure at PWRO+			- 80	dB
CT <sub>RT</sub>	Crosstalk, Receive to Transmit, Single Ended Outputs	D <sub>B</sub> = 0 dBm0, 1.02 kHz, VF <sub>XI</sub> + = GRDA, measure at D <sub>X</sub>			- 80	dB

## DISTORTION

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
SD1 <sub>X</sub>	Transmit Signal to Distortion, $\mu$ -law Sinusoidal Input ; CCITT G, 712-method 2	0 ≤ VF <sub>XI</sub> + ≤ - 30 dBm0	36			dB
		- 40 dBm0	30			dB
		- 45 dBm0	25			dB
SD2 <sub>X</sub>	Transmit Signal to Distortion, A-law Sinusoidal Input CCITT G, 712-method 2	0 ≤ VF <sub>XI</sub> + ≤ - 30 dBm0	36			dB
		- 40 dBm0	30			dB
		- 45 dBm0	25			dB
SD1 <sub>R</sub>	Transmit Signal to Distortion, $\mu$ -law Sinusoidal Input ; CCITT G, 712-method 2	0 ≤ VF <sub>XI</sub> + ≤ - 30 dBm0	36			dB
		- 40 dBm0	30			dB
		- 45 dBm0	25			dB
SD2 <sub>R</sub>	Receive Signal to Distortion, A-law Sinusoidal Input ; CCITT G, 712-method 2	0 ≤ VF <sub>XI</sub> + ≤ - 30 dBm0	36			dB
		- 40 dBm0	30			dB
		- 45 dBm0	25			dB
DP <sub>X1</sub>	Transmit Single Frequency Distortion Products	AT & T Advisory # 64 (3.8) 0 dBm0 Input Signal			- 46	dB
DP <sub>R1</sub>	Receive Single Frequency Distortion Products	AT & T Advisory # 64 (3.8) 0 dBm0 Input Signal			- 46	dB
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement	CCITT G.712 (7.1)			- 35	dB
IMD <sub>2</sub>	Intermodulation Distortion, End to End Measurement	CCITT G.712 (7.2)			- 49	dB
SOS	Spurious out of Band Signals, End to End Measurement	CCITT G.712 (6.1)			- 30	dBm0
SIS	Spurious in Band Signals, End to End Measurement	CCITT G.712 (9)			- 40	dBm0
D <sub>AX</sub>	Transmit Absolute Delay	Fixed Data Rate CLK <sub>X</sub> = 2.048 MHz ; 0 dBm0, 1.02 kHz Signal at VF <sub>XI</sub> + Measure at D <sub>X</sub>		300		μs
D <sub>DX</sub>	Transmit Differential Envelope Delay Relative to D <sub>AX</sub>	f = 500 – 600 Hz		170		μs
		f = 600 – 1000 Hz		95		μs
		f = 1000 – 2600 Hz		45		μs
		f = 2600 – 2800 Hz		80		μs
D <sub>AR</sub>	Receive Absolute Delay	Fixed data rate, CLK <sub>R</sub> = 2.048 MHz ; digital input is DMW codes. Measure at PWRO+			190	μs
D <sub>DR</sub>	Receive Differential Envelope Delay Relative to D <sub>AR</sub>	f = 500 – 600 Hz		10		μs
		f = 600 – 1000 Hz		10		μs
		f = 1000 – 2600 Hz		85		μs
		f = 2600 – 2800 Hz		110		μs


## AC CHARACTERISTIC (continued)

## TRANSMIT FILTER TRANSFER CHARACTERISTICS

Input amplifier is set for unity gain, noninverting ; maximum gain output.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
G <sub>RX</sub>	Gain Relative to Gain at 1.02 kHz	0 dBm0 Signal Input at VF <sub>X1</sub> +				
	16.67 Hz				- 30	dB
	50 Hz				- 25	dB
	60 Hz				- 23	dB
	200 Hz		- 1.8		- 0.125	dB
	300 to 3000 Hz		- 0.125		0.125	dB
	3300 Hz		- 0.35		0.03	dB
	3400 Hz		- 0.7		- 0.10	dB
	4000 Hz				- 14	dB
	4600 Hz and Above				- 32	dB

Figure 8 : Transmit Filter.






## AC CHARACTERISTIC (continued)

## RECEIVE FILTER TRANSFER CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$G_{RR}$	Gain Relative to Gain at 1.02 kHz	0 dBm0 Signal Input at $D_R$				
	below 200 Hz				0.125	dB
	200 Hz		- 0.5		0.125	dB
	300 to 3000 Hz		- 0.125		0.125	dB
	3300 Hz		- 0.35		0.03	dB
	3400 Hz		- 0.7		- 0.1	dB
	4000 Hz				- 14	dB
	4600 Hz and Above				- 30	dB

Figure 9 : Receive Filter.



## AC CHARACTERISTICS - TIMING PARAMETERS

## CLOCK SECTION

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{CY}$	Clock Period, $CLK_X$ , $CLK_R$	$f_{CLKX} = f_{CLKR} = 2.048 \text{ MHz}$	488			ns
$t_{CLK}$	Clock Pulse Width	$CLK_X$ , $CLK_R$	195			ns
$t_{DCLK}$	Data Clock Pulse Width <sup>1</sup>	$64 \text{ kHz} \leq f_{DCLK} \leq 2.048 \text{ MHz}$	195			ns
$t_{CDC}$	Clock Duty Cycle	$CLK_X$ , $CLK_R$	40	50	60	%
$t_r$ , $t_f$	Clock Rise and Fall Time		5		30	ns

TRANSMIT SECTION, FIXED DATA RATE MODE<sup>2</sup>

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{DZX}$	Data Enabled on TS Entry	$0 < C_{LOAD} < 100 \text{ pF}$	0		145	ns
$t_{DDX}$	Data Delay from $CLK_X$	$0 < C_{LOAD} < 100 \text{ pF}$	0		145	ns
$t_{HZX}$	Data Float on TS Exit	$C_{LOAD} = 0$	60		190	ns
$t_{SON}$	Timeslot X to Enable	$0 < C_{LOAD} < 100 \text{ pF}$	0		145	ns
$t_{SOFF}$	Timeslot X to Disable	$C_{LOAD} = 0$	50		190	ns
$t_{FSD}$	Frame Sync Delay		0		120	ns
$t_{SS}$	Signal Setup Time		0			ns
$t_{SH}$	Signal Hold Time		0			ns


## RECEIVE SECTION, FIXED DATA RATE MODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{DSR}$	Receive Data Setup		10			ns
$t_{DHR}$	Receive Data Hold		60			ns
$t_{FSD}$	Frame Sync Delay		0		120	ns
$t_{SIGR}$	$SIG_R$ Update		0		2	$\mu\text{s}$

Notes : 1. Devices are available which operate at data rates up to 4.096 MHz ; the minimum data clock pulse width for these devices is 110 ns.  
 2. Timing parameters  $t_{DZX}$ ,  $t_{HZX}$ , and  $t_{SOFF}$  are referenced to a high impedance state.


## WAVEFORMS

## Fixed Data Rate Timing - Transmit Timing



Note : All timing parameters referenced to  $V_{IH}$  and  $V_{IL}$  except  $t_{DZX}$ ,  $t_{SOFF}$  and  $t_{HZX}$  which reference a high impedance state.

## Receive Timing



Note : All timing parameters referenced to  $V_{IH}$  and  $V_{IL}$ .

## AC CHARACTERISTICS (continued)

TRANSMIT SECTION, VARIABLE DATA RATE MODE<sup>1</sup>

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t <sub>TS DX</sub>	Timeslot Delay from DCLK <sub>X</sub>		- 80		80	ns
t <sub>FSD</sub>	Frame Sync Delay		0		120	ns
t <sub>DDX</sub>	Data Delay from DCLK <sub>X</sub>	0 < C <sub>LOAD</sub> < 100 pF	0		100	ns
t <sub>DON</sub>	Timeslot to D <sub>X</sub> Active	0 < C <sub>LOAD</sub> < 100 pF	0		50	ns
t <sub>DOFF</sub>	Timeslot to D <sub>X</sub> Inactive	0 < C <sub>LOAD</sub> < 100 pF	0		80	ns
f <sub>DX</sub>	Data Clock Frequency		64		2048 <sup>2</sup>	kHz
t <sub>DF SX</sub>	Data Delay from FS <sub>X</sub>	t <sub>TS DX</sub> = 80 ns	0		140	ns

## RECEIVE SECTION, VARIABLE DATA RATE MODE


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t <sub>TS DR</sub>	Timeslot Delay from DCLK <sub>R</sub>		- 80		80	ns
t <sub>FSD</sub>	Frame Sync Delay		0		120	ns
t <sub>DSR</sub>	Data Setup Time		10			ns
t <sub>DHR</sub>	Data Hold Time		60			ns
f <sub>DR</sub>	Data Clock Frequency		64		2048 <sup>2</sup>	kHz
t <sub>SER</sub>	Timeslot End Receive Time		0			ns

## 64 KB OPERATION, VARIABLE DATA RATE MODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t <sub>FSLX</sub>	Transmit Frame Sync Minimum Downtime	FS <sub>X</sub> is TTL high for remainder of frame	488			ns
t <sub>FSLR</sub>	Receive Frame Sync Minimum Downtime	FS <sub>R</sub> is TTL high for remainder of frame	1952			ns
t <sub>DCLK</sub>	Data Clock Pulse Width				10	μs

**Notes :** 1. Timing parameters t<sub>CON</sub> and t<sub>DOFF</sub> are referenced to a high impedance state.  
2. Device are available which operate at data rates up to 4.096 MHz.

## VARIABLE DATA RATE TIMING



AC Testing Input, Output Waveform.

