

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC**DESCRIPTION**

The M62500 is a semiconductor integrated circuit designed and developed as a deflection control of the CRT display monitor.

The built-in trigger mode oscillator allows stable PWM control to be gained against a wide range of change of external signals.

The M62500 provides a low supply voltage output malfunction preventive circuit (UVLO) and software start function optimum to horizontal output correction of monitor, high voltage drive and high voltage regulator.

FEATURES

- PWM output in synchronization with external signals
- Wide range of PWM control frequency
15kHz to 150kHz
- The PWM output phase is adjustable against external signals
- Soft start
- Built-in low voltage output malfunction prevention circuit
Start Vcc>9V
Stop Vcc<6V


PIN CONFIGURATION (TOP VIEW)

GND	1	Vcc	24
VREF	2	DRIVE OUTPUT	23
Tin	3	Phase Adj	22
Delay Adj	4	Duty Adj	21
CAGC1	5	DOUBLE SPEED SWITCH	20
DTC	6	RAGC	19
IN1 (+)	7	CAGC2	18
IN1 (-)	8	IN2 (+)	17
FB1	9	IN2 (-)	16
COLLECTOR1	10	FB2	15
OUT1	11	COLLECTOR2	14
P.GND	12	OUT2	13

Outline 24P4D (P)
24P2V-A (FP)

APPLICATION

CRT display monitor

BLOCK DIAGRAM

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC**ABSOLUTE MAXIMUM RATINGS** (Ta=25°C, unless otherwise noted)

Symbol	Parameter	Ratings		Unit
Vcc	Supply voltage	15		V
VOUT	Output voltage	15		V
IOUT	Output current	±150		mA
Vd	Drive output voltage	15		V
Id	Drive output current	20		mA
ViCM	Common mode input voltage range of error amplifier	-0.3 to Vcc		V
ViD	Common mode differential input voltage of error amplifier	Vcc		V
Pd	Power dissipation	P	FP	mW
		1400	1000	
Kθ	Thermal derating	P	FP	mW/°C
		11.2	8	
Topr	Operating temperature	-20 to +75		°C
Tstg	Storage temperature	-40 to +125		°C

Note. For the polarity of current, the direction in which current flows to the IC is specified positive (+), while the direction in which current flows out from the IC is specified to be negative (-).

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC





ELECTRICAL CHARACTERISTICS (Vcc=12V, fin=40kHz, Ta=25°C, unless otherwise noted)

Block	Symbol	Parameter	Test conditions	Limits			Unit
				Min.	Typ.	Max.	
Supply voltage	Vcc	Range of power supply voltage		Vcc off		14	V
	Icc	Dissipation current	Without signal	20	40	70	mA
	Vcc ON	Activation start voltage		8	9	10	V
	Vcc OFF	Activation stop voltage		5.4	6.0	6.6	V
Error amp. section	Vio	Input offset voltage				7	mV
	lb	Input bias voltage		-100			nA
	lio	Input offset current		-100		100	nA
	Vicm	Common mode input range		-0.3		Vcc-2	V
	AV	Open loop gain		70	110		dB
	SR	Through rate			4		V/μs
	VOR	Output voltage range 1)		0.3		VREF-1.5	V
	Isink	Output sink current		10			mA
	Isource	Output source current				-10	mA
	VsatL	Output saturation voltage L	Io=100mA		0.7	1.4	V
Std. voltage section	VsatH	Output saturation voltage H	Io=-100mA	9.5	10.5		V
	VREF	Reference voltage	IREF=-5mA	4.80	5.00	5.20	V
	Reg-in	Input stability	Vcc=7 to 14V IREF=-5mA		1	10	mV
	Reg-L	Load voltage	IREF=0 to -5mA		2	20	mV
	TCVREF	Temperature coefficient of reference voltage	Ta=-20 to +75°C		0.01		%/°C
	IREF MAX	Maximum reference current			-40		mA
	IS	Short-circuit current			-70		mA
Delay adj section	IN	Input current	Vin=5V	—	140	200	μA
	Vin L	"L" input voltage		—	—	0.6	V
	Vin H	"H" input voltage		2.0	—	—	V
	IDelay	Input current		-0.6	-0.1	—	μA
	Td min	Minimum delay time	Vdelay adj=0V	—	0.8	1	μs
	Td max	Maximum delay time	Vdelay adj=3.0V	10	15	—	μs
PWM comp section	Idtc	Input current		—	0.5	2.0	μA
	Vth U	Upper limit voltage of saw tooth wave		0.65VREF	0.7VREF	0.75VREF	V
	Vth L	Lower limit voltage of saw tooth wave		0.28VREF	0.3VREF	0.32VREF	V
	Tduty	PWM output duty	Vdtc=2.5V	45	50	55	%
Duty adj section	Iduty	Input current	Vduty adj=2.5V	-6.5	-1.3	—	μA
	Duty min	Minimum duty		—	10	20	%
	Duty max	Maximum duty		80	95	—	%
	Duty	Duty	Vduty adj=2.5V	45	50	55	%
Phase adj section	IPhase	Input current	Vphase adj=2.5V	-3.5	-0.7	—	μA
	T2 min	Minimum leading time of drive output		—	0.7	1.6	μs
	T2 max	Minimum leading time of drive output		9	9.4	—	μs
	T2	Leading time of drive output	Vphase adj=1.0V	4.5	5.5	7.0	μs
Drive output section	Vsat D	Output saturation voltage	Id=10mA			0.4	V
	ILD	Output leak current	Vdo=12V			1	μA
	ifh	fh pin current	Vfh=5V	—	330	430	μA
fh switch section	-Vfh	fh switching voltage		0.4VREF	0.5VREF	0.6VREF	V






Note 1. Output must not be reversed with input of 0.

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC


EXPLANATION OF TERMINALS

Pin No.	Symbol	Function and peripheral circuit of pins
(1)	GND	GND
(2)	VREF	5.0V reference voltage External load of about 5mA can be taken out. 
(3)	Tin	Trigger input Read at the rising edge  
(4)	Delay Adj	Delay adjustment Delay of read trigger signal VDelay : 0 to 3.0V TDelay : 1μ to 10μsec 
(5) (18)	CAGC1 CAGC2	AGC capacitance Connects capacitance between each pin and GND and sets up AGC sensitivity 

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC**EXPLANATION OF TERMINALS (Cont.)**


Pin No.	Symbol	Function and peripheral circuit of pins
⑥	DTC	Dead time control (PWM comparator \oplus pin) 
⑦ ⑧ ⑯ ⑰	IN1 (+) IN1 (-) IN2 (-) IN2 (+)	Air amplifier input pin 
⑨ ⑯	FB1 FB2	Air amplifier output (PWM comparator \oplus input pin) 
⑩ ⑪ ⑫ ⑬ ⑭	COLLECTOR1 OUT1 P.GND OUT2 COLLECTOR2	PWM output section 
⑯	RAGC	AGC current setup Connects resistance between pin ⑯ and GND and sets up AGC current on the OUT2 side. 

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC**EXPLANATION OF TERMINALS (Cont.)**

Pin No.	Symbol	Function and peripheral circuit of pins
(20)	fh/2fh	Double speed switch Switches frequency of OUT2 and drive output to the double frequency. OPEN, GND → fh VREF → 2fh
(21)	Duty Adj	Duty adjustment of drive output
(22)	Phase Adj	Phase adjustment of drive output against OUT2 (T2) 
(23)	DRIVE OUTPUT	Open collector output
(24)	Vcc	Supply terminal


SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC

APPLICATION EXAMPLE





C1, C10	: Is required for stabilization of Vcc and VREF. Is normally set to tens of μF to hundreds of μF .	R2, R3, R10, R11 : A gain setup constant of error Amp. To assure the stability of feedback, R4 and R8 shall be set to several $\text{k}\Omega$ to tens of $\text{k}\Omega$ to set the gain to approx. 20dB to 40dB with $f=1\text{kHz}$. If the gain is too low, jitter may take place. It is therefore recommended to set C3 and C5 to tens of μF to hundreds of μF , C4 and C6 to thousands of μF to tens of thousands of μF , and R5 and R9 to tens of $\text{k}\Omega$ to hundreds of $\text{k}\Omega$.
VR 1, 2, 3, 4	: Is determined taking into account the load capability of VREF. (External load capability of approx. 5mA) Shall be normally set to approx. 10k Ω .	R4, R5, R8, R9 : C3, C4, C5, C6
C2, C8, C9	: Is added to high impedance pin of voltage control for improvement in noise margin. Depends on the device installation environment. Shall be normally set to approx. 0.1 μF .	Ragc : Resistance for setting AGC on the OUT2 side. Is set with Ragc=27k Ω .
C4, D1	: Is added for the execution of software start. Set a time constant, taking into account the set value of VR2.	C7 : If f to be input into Tin suddenly changes, addition of C7 shortens non-control time of Dout (output of "H"). As a capacitance value, it is recommended to adopt 2.2 μF . In the case of adding C7, however, Cagc2 0.68 μF is recommended.
R1	: Is added to reduce interference by Tin and outputs. With VIN=approx. 2.5V to 5V, the resistance value of approx. 22k Ω is recommended.	R6, R7 : Current limit resistance of OUT1/2. Is normally set to several $\text{k}\Omega$. Insertion of direct limit resistance into OUT1/2 pin is also effective.
Cagc 1, 2	: Capacitance necessary for stabilization of AGC. As the capacitance is larger, the stability is larger, but the characteristic of answering becomes worse. The capacitance value of 1 μF is recommended.	R12 : Pull-up resistance of DOUT output. DOUT is an open collector output and requires R12. Is normally set to several $\text{k}\Omega$.


* Note: To reduce interference in the signal system, pins ① GND and ⑫ P.GND shall be grounded at a point in the power supply block.

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC**SETUP OF VOLTAGE CONTROL BLOCK****TD vs. V_{DELAY Adj} CHARACTERISTICS (f=40kHz)**

Applying a voltage to the DELAY Adj pin can control the delay time of OUT1 to T_{IN}.


**PWM OUTPUT MINIMUM DUTY vs. V_{DTC} CHARACTERISTICS (f=40kHz)**

Applying a voltage to the DTC pin can control the dead time of PWM output.






PWM output minimum duty

$$T_{DUTY} = \frac{T_H}{T} \times 100 (\%)$$


T2 vs. V_{Phase} CHARACTERISTICS (f=40kHz)

Applying a voltage to the Phase Adj pin can control a leading time of drive output to OUT2.






SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC

Applying a voltage to the DUTY Adj pin can control drive output duty.




$$TDUTY = \frac{TH}{T} \times 100 (\%)$$

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC**TIME CHART****PIN WAVE**

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC**PIN WAVE (Cont.)****PWM OUT NON-CONTROL STATUS**

With trigger input at pin ③



Without trigger at pin ③ (in case of GND)

