PRELIMINARY

MITSUBISHI ICs (TV)

M65667SP

PICTURE-IN-PICTURE SIGNAL PROCESSING

DESCRIPTION

The M65667SP is a NTSC PIP (Picture in Picture) signal processing LSI, whose sub and main-picture inputs are composite and Y/C separated signals, respectively. The built-in field memory (96k-bit RAM) ,V-chip data slicer and analog circuitries lead the PIP system low cost and small size.

FEATURES

- Built-in 96k-bit field memory (sub-picture data storage)
- Internal V-chip data slicer (for sub-picture)
- Pin compatible with M65617SP
- Vertical filter for sub-picture (Y signal)
- Single sub-picture (selectable picture size : 1/9 , 1/16)
- Sub-picture processing sepecification (1/9 size / 1/16 size) : Quantization bits Y, B-Y, R-Y : 6bits Horizontal sampling 171 pixels (Y) , 28.5 pixels (B-Y, R-Y) Vertical lines 69/ 52 lines
- Frame (sub-picture) on/off
- Built-in analog circuits : Two 8-bit A/D converters (main and sub-picture signals) Two 8-bit D/A converters (Y and C sub-picture signals) Sync-tip-clump, VCXO, Analog switch ... etc.
- I²C BUS control (parallel/serial control) : PIP on/off, Sub-picture size(1/9 or 1/16), Frame on/off (programmable luma level), PIP position (4 corners fixed position), Picture freeze, Y delay adjustment, Chroma level, Tint, Black level, Contrast ... etc.

APPLICATION

NTSC color TV

RECOMMENDED OPERATING CONDITION

3.1 to 3.5V
14.32 MHz
20 to 75°C
VDD×0.7 to VDD V
0 to VDD×0.3V
±4mA (MAX)
20pF (MAX) *1
160mA

NOTICE: Connect a $0.1 \mu F$ or larger capacitor between VDD and Vss pins.

*1 : Include pin capacitance (7pF)



MITSUBISHI ICs (TV)

M65667SP

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

PICTURE-IN-PICTURE SIGNAL PROCESSING





Notice:This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI ICs (TV)

M65667SP

PICTURE-IN-PICTURE SIGNAL PROCESSING

DESCRIPTION OF PIN

Pin No.	Name	I/O	Function	Remarks
1	AVss3 (VCXO)	GND	Connects to analog GND	
2	VCXO out	0	VCXO output signal	
3	VCXO in	I	VCXO input signal	
4	FILTER	I	Filter	
5	BIAS	0	Bias	
6	AVdd3 (vcxo)	Vdd	Connect to analog power supply	
7	AVdd2 (m)	Vdd	Connect to analog power supply	
8	Vin (m)	I	Chroma signal input (main-picture)	
9	Vrt (m)	0	A/D Vref+ (main-picture)	
10	Vrb (m)	0	A/D Vref- (main-picture)	
11	AVss2 (m)	GND	Connect to analog GND	
12	AVdd1 (s)	Vdd	Connect to analog power supply	
13	Vin (s)	I	Composite video signal input (sub-picture)	
14	Vrt (s)	0	A/D Vref+ (sub-picture)	
15	Vrb (s)	0	A/D Vref- (sub-picture)	
16	AVss1 (s)	GND	Connect to analog GND	
17	RESET	I	Power on reset input signal ("L" reset)	100k Ω to VDD,10 μ F to GND
18	DVss1	GND	Connect to digital GND	
19	DVdd1	Vdd	Connect to digital power supply	
20	BGP(s)/TEST0	(I/)O	For test	non connect
21	SCK	I	For test (connect to digital GND)	connect to GND
22	CSYNC(s)/TEST1	I(/O)	For test (connect to digital GND)	pull down 15k Ω
23	ACK	0	I ² C bus-data/Acknowledge output signal	
24	DATA	I	I ² C bus-data input signal	
25	CLK	I	I ² C bus-clock input signal	
26	DVss2(ram)	GND	Connect to digital GND	
27	DVdd2(ram)	Vdd	Connect to digital power supply	
28	BGP(m)/TEST2	(I/)O	For test	non connect
29	fsc/TEST3	I(/O)	For test (pull down to digital GND by resistor $15k\Omega$)	pull down 15k Ω
30	MCK	I	For test (connect to digital GND)	connect to GND
31	SWM/TEST4	(I/)O	For test	non connect
32	HD/TEST5	I(/O)	Horizontal sync input signal (Positive going edge is used)	
33	VD/CSYNC /TEST6	I(/O)	Vertical sync input signal (active "H")	
34	SWMG/TEST7	I(/O)	Enable input signal to display sub picture ("H" enable)	pull up 15kΩ
35	DVdd3	Vdd	Connect to digital power supply	
36	DVss3	GND	Connect to digital GND	
37	Cout-sub	0	D/A output signal (Chroma signal of sub-picture)	
38	ADJ-Csub	I	D/A adjust for chroma signal (sub-picture)	
39	Yout-sub	0	D/A output signal (Luma signal of sub-picture)	
40	ADJ-Ysub	I	D/A adjust for luma signal (sub-picture)	
41	Y-PIPin	I	PIP luma signal re-input	
42	AVss4 (da)	GND	Connects to analog GND	
43	C-PIPin	I	PIP chroma signal re-input	
44	AVdd4 (da)	Vdd	Connect to analog power supply	
45	C-PIP	0	PIP chroma signal output	
46	TEST8	I	For test (connect to analog GND)	pull up 15kΩ
47	Y-PIP	0	PIP luma signal output	
48	TEST9	 	For test (connect to analog GND)	connect to GND
49	Yin		Luma input signal (main-picture)	
50	TESTEN		For test (connect to analog GND)	connect to GND
51	Cin	I	Chroma input signal (main-picture)	
52	AVssf (ana)	Vss	Connect to analog GND	

MITSUBISHI ICs (TV)

M65667SP

PICTURE-IN-PICTURE SIGNAL PROCESSING

ABSOLUTE MAXIMUM RATINGS (VSS=0V)

Symbol	Parameter	Lin	Unit		
Symbol	Falameter	Min.	Max.	Onit	
Vdd3	Supply voltage (3.3V)	-0.3	4.6	V	
Vi	Input voltage	-0.3	VDD3+0.3	V	
Vo	Output voltage	-0.3	VDD3+0.3	V	
lo	Output current (*1)	-	Iol=20	mA	
		-	Іон=-26	IIIA	
Pd	Power dissipation	-	1400	mW	
Topr	Operating temperature	-20	75	°C	
Tstg	Storage temperature	-50	125	°C	

*1: Output current per output terminal. But Pd limits all current.

DC CHARACTERISTICS (Ta=25°C, unless otherwise noted, Vss=0V)

Symbol	Parameter		Test conditions		Limits		Unit
Symbol	Falameter			Min.	Тур.	Max.	Unit
VIL	Input voltage	L	VDD=2.7V	0	-	0.81	V
Viн	(CMOS interface)	Н	VDD=3.6V	2.52	-	3.6	V
Vt-	Input voltage compitt trigger	-		0.5	-	1.65	V
Vt+	 Input voltage schmitt trigger (CMOS interface) 	+	VDD=3.3V	1.4	-	2.4	V
Vн	(CINOS Interface)	Hysteresis		0.3	-	1.2	V
Vol	Output voltage	L	VDD=3.3V, IO <1µA	-	-	0.05	V
Voн	 Output voltage 	Н	VDD=3.3V, ΠΟ < ΙμΑ	3.25	-	-	V
IOL	Output current	L	VDD=3.0V, VOL=0.4V	4	-	-	mA
Іон		Н	Vdd=3.0V, Voh=2.6V	-	-	-4	mA
Ін	Input current	L	VDD=3.6V, VI=0V	-1	-	1	μA
lı∟		Н	VDD=3.6V, VI=3.6V	-1	-	1	μA
Iozl	Output leakage current	L	VDD=3.6V, VO=0V	-1	-	1	μA
Іоzн		Н	VDD=3.6V, VO=3.6V	-1	-	1	μA
Сі	Input pin capacitance	•		-	7	15	pF
Co	Output pin capacitance		f=1MHz, Vdd=0V	-	7	15	pF
Сю	Bidirectional pin capacitance			-	7	15	pF
Idd	Operating current	3.3V supply		-	-	140	mA

TYPICAL CHARACTERISTICS



THERMAL DERATING (MAXIMUM RATING)

M65667SP

Notice:This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY

PICTURE-IN-PICTURE SIGNAL PROCESSING

APPLICATION EXAMPLE



Separate Y/C signals by using LC-tank circuit or LPF,BPF for Y/C signals level adjust. And then mix both signals for sub-picture input video signal.

> Units Resistance : Ω Capacitance : F

M65667SP

PICTURE-IN-PICTURE SIGNAL PROCESSING

PIP TV SYSTEM BLOCK DIAGRAM

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.



(Driving Method and Operating Specification for Serial Interface Data)

(1) Serial data transmission completion and start

A low-to-high transition of the DATA (serial data) line while the CLK (serial clock) is high, that completes the serial transmission and makes the bus free.

A high-to-low transition of the DATA line while the CLK is high, that starts the serial transmission and waits for the following CLK and DATA inputs.

(2) Serial data transmission

The data are transmitted in the most significant bit (MSB) first by one-byte unit on the DATA line successively. One-byte data transmission is completed by 9 clock cycles, the former 8 cycles are for address/data and the latter one is for acknowledge detection. (In reading state, ACK is 'H' under these two conditions ; 1) the coincidence of two address data for the address data transmission, 2) the completion of 8-bit setting data transfer. In writing state, ACK is 'H' with the address coincidence and ACK is 'L' for detecting acknowledge input from the master (micro processor) after sending 8-bit setting data.)

For address/data transmission, DATA must change while CLK is 'L'. (The data change while CLK is 'H' or the simultaneous change of CLK and DATA, that will be a false operation because of undistinguished condition from the completion/start of serial data transfer).

After the beginning of serial data transmission, the total number of data bytes that can be transferred are not limited.

(3) The byte format of data transmission (The sequence of data transmission)

1. The byte format during data setting to M65667SP are shown as follows.

In right after the forming of serial data transmitting state, the slave address 24h (00100100b) is transferred. Afterwards, the internal register address (1 byte) and setting data (by 1 byte unit) are transferred successively. Several bytes of setting data can be handled in the one transmission. In this operation, the setting data are written into the address register whose address is increased one in initially transferred internal register address. (The next address of 7Fh, it returns to 00h).

2. The byte format during data reading from M65667SP are shown as follows.

Before data reading from M65667SP, whose internal address need to be set by the data reading/transmitting. After the data reading/ transmitting, the operation of "serial data transmission completion and start" (described in (1)) is necessary. Continuously, the slave address 25h (00100101b) is sent, and then the inverted read out data are available on ACK. Several bytes of writing data can be handled in the one transmission, too. In this operation, the setting data also are written into the address register whose address is increased one in initially transferred internal register address. (The next address of 7Fh, it returns to 00h).



M65667SP

Notice: This is not a final specification. Some parametric limits are subject to change

PICTURE-IN-PICTURE SIGNAL PROCESSING

(The examples of serial byte transmission format)

(1) The writing operation of the setting data (AAh) into M65667SP internal address of 00h



(2) The writing operation of the setting data (FFh, 80h, EEh) into M65667SP internal address of 04h to 06h



(3) The reading operation of the setting data from M65667SP internal address of 00h



MITSUBISHI ICs (TV)

M65667SP

Notice: This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY

PICTURE-IN-PICTURE SIGNAL PROCESSING

(4) The reading operation of the setting data from M65667SP internal address of 04h to 06h

