TEMIC
Semiconductors

M67130/M67140

1 K × 8 CMOS Dual Port RAM

Introduction

The M 67130/67140 are very low power CMOS dual port static RAMs organized as 1024×8. They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or more width systems. The MHS MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by $\overline{CS}$ permits the onchip circuitry of each port in order to enter a very low stand by power mode.

Using an array of eight transistors (8T) memory cell and fabricated with the state of the art 1.0 μm lithography named SCMOS, the M67130/140 combine an extremely low standby supply current (typ = 1.0 μA) with a fast access time at 35 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 5 μW.

For military/space applications that demand superior levels of performance and reliability the M 67130/140 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

Features

- Fast access time
  35 ns to 55 ns
  30 ns preliminary for commercial only
- 67130L/67140L low power
  67130V/67140V very low power
- Expandable data bus to 16 bits or more using master/slave devices when using more than one device.
- On chip arbitration logic
- $\overline{BUSY}$ output flag on master

- $\overline{BUSY}$ input flag on slave
- $\overline{INT}$ flag for port to port communication
- Fully asynchronous operation from either port
- Battery backup operation :
  2 V data retention
- TTL compatible
- Single 5V ± 10 % Power Supply (1)

3.3 V versions are also available. Please consult sales.

Interface

### Block Diagram

R/$\overline{W}_L$
$\overline{CS}_L$
OE$_L$

R/$\overline{W}_R$
$\overline{CS}_R$
OE$_R$

A$_{3L}$
A$_{0L}$
I/O$_{0L}$
I/O$_{7L}$
$\overline{BUSY}_L$ [1]

A$_{3R}$
A$_{0R}$
I/O$_{0R}$
I/O$_{7R}$
$\overline{BUSY}_R$ [1]

COL SEL
COLUMN I/O
COLUMN I/O
COL SEL

A$_{9L}$
A$_{4L}$
ROW SELECT
MEMORY ARRAY
ROW SELECT
A$_{9R}$
A$_{4R}$

A$_{9L}$
A$_{0L}$
$\overline{CS}_L$
R/$\overline{W}_L$
ARBITRATION AND INTERRUPT LOGIC
A$_{9R}$
A$_{0R}$
$\overline{CS}_R$
R/$\overline{W}_R$

$\overline{INT}_L$ [2]
$\overline{INT}_R$ [2]

Notes : 1. M 67130 (MASTER) : $\overline{BUSY}$ is open drain output and requires pullup resistor
M 67140 (SLAVE) : $\overline{BUSY}$ in input
2. Open drain output requires pull-up resistor

Pin Configuration

48 PIN DIL (top view), ceramic, plastic 600 mils

$\overline{CS}_L$	1		48	V$_{CC}$
R/$\overline{W}_L$	2		47	$\overline{CS}_R$
$\overline{BUSY}_L$	3		46	R/$\overline{W}_R$
$\overline{INT}_L$	4		45	$\overline{BUSY}_R$
$\overline{OE}_L$	5		44	$\overline{INT}_R$
A$_{0L}$	6		43	$\overline{OE}_R$
A$_{1L}$	7		42	A$_{0R}$
A$_{2L}$	8		41	A$_{1R}$
A$_{3L}$	9		40	A$_{2R}$
A$_{4L}$	10		39	A$_{3R}$
A$_{5L}$	11		38	A$_{4R}$
A$_{6L}$	12		37	A$_{5R}$
A$_{7L}$	13		36	A$_{6R}$
A$_{8L}$	14		35	A$_{7R}$
A$_{9L}$	15		34	A$_{8R}$
I/O$_{0L}$	16		33	A$_{9L}$
I/O$_{1L}$	17		32	I/O$_{7R}$
I/O$_{2L}$	18		31	I/O$_{6R}$
I/O$_{3L}$	19		30	I/O$_{5R}$
I/O$_{4L}$	20		29	I/O$_{4R}$
I/O$_{5L}$	21		28	I/O$_{3R}$
I/O$_{6L}$	22		27	I/O$_{2R}$
I/O$_{7L}$	23		26	I/O$_{1R}$
GND	24		25	I/O$_{0R}$

52 PIN PLCC (top view)

INDEX

Top pins: A$_{0L}$, $\overline{OE}_L$, N.C., $\overline{INT}_L$, $\overline{BUSY}_L$, R/$\overline{W}_L$, $\overline{CS}_L$, V$_{CC}$, $\overline{CS}_R$, R/$\overline{W}_R$, $\overline{BUSY}_R$, $\overline{INT}_R$, N.C.
(7 6 5 4 3 2 1 52 51 50 49 48 47)

Left	Right
A$_{1L}$ 8	46 $\overline{OE}_R$
A$_{2L}$ 9	45 A$_{0R}$
A$_{3L}$ 10	44 A$_{1R}$
A$_{4L}$ 11	43 A$_{2R}$
A$_{5L}$ 12	42 A$_{3R}$
A$_{6L}$ 13	41 A$_{4R}$
A$_{7L}$ 14	40 A$_{5R}$
A$_{8L}$ 15	39 A$_{6R}$
A$_{9L}$ 16	38 A$_{7R}$
I/O$_{0L}$ 17	37 A$_{8R}$
I/O$_{1L}$ 18	36 A$_{9R}$
I/O$_{2L}$ 19	35 N.C.
I/O$_{3L}$ 20	34 I/O$_{7R}$

Bottom pins: (21 22 23 24 25 26 27 28 29 30 31 32 33)
I/O$_{4L}$, I/O$_{5L}$, I/O$_{6L}$, I/O$_{7L}$, N/C, GND, I/O$_{0R}$, I/O$_{1R}$, I/O$_{2R}$, I/O$_{3R}$, I/O$_{4R}$, I/O$_{5R}$, I/O$_{6R}$

48 PIN LCC (top view)

INDEX

Top pins: A$_{0L}$, $\overline{OE}_L$, $\overline{INT}_L$, $\overline{BUSY}_L$, R/$\overline{W}_L$, $\overline{CS}_L$, V$_{CC}$, $\overline{CS}_R$, R/$\overline{W}_R$, $\overline{BUSY}_R$, $\overline{INT}_R$, $\overline{OE}_R$
(6 5 4 3 2 1 48 47 46 45 44 43)

Left	Right
A$_{1L}$ 7	42 A$_{0R}$
A$_{2L}$ 8	41 A$_{1R}$
A$_{3L}$ 9	40 A$_{2R}$
A$_{4L}$ 10	39 A$_{3R}$
A$_{5L}$ 11	38 A$_{4R}$
A$_{6L}$ 12	37 A$_{5R}$
A$_{7L}$ 13	36 A$_{6R}$
A$_{8L}$ 14	35 A$_{7R}$
A$_{9L}$ 15	34 A$_{8R}$
I/O$_{0L}$ 16	33 A$_{9R}$
I/O$_{1L}$ 17	32 I/O$_{7R}$
I/O$_{2L}$ 18	31 I/O$_{6R}$

Bottom pins: (19 20 21 22 23 24 25 26 27 28 29 30)
I/O$_{3L}$, I/O$_{4L}$, I/O$_{5L}$, I/O$_{6L}$, I/O$_{7L}$, GND, I/O$_{0R}$, I/O$_{1R}$, I/O$_{2R}$, I/O$_{3R}$, I/O$_{4R}$, I/O$_{5R}$

64 PIN VQFP (top view)

INDEX

Top pins: (64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49)
N.C., N.C., N.C., $\overline{INT}_L$, $\overline{BUSY}_L$, R/$\overline{W}_L$, $\overline{CS}_L$, V$_{CC}$, V$_{CC}$, $\overline{CS}_R$, R/$\overline{W}_R$, $\overline{BUSY}_R$, $\overline{INT}_R$, N.C., N.C.

Left	Right
$\overline{OE}_L$ 1	48 $\overline{OE}_R$
A$_{0L}$ 2	47 A$_{0R}$
A$_{1L}$ 3	46 A$_{1R}$
A$_{2L}$ 4	45 A$_{2R}$
A$_{3L}$ 5	44 A$_{3R}$
A$_{4L}$ 6	43 A$_{4R}$
A$_{5L}$ 7	42 A$_{5R}$
A$_{6L}$ 8	41 A$_{6R}$
N/C 9	40 N.C.
A$_{7L}$ 10	39 A$_{7R}$
A$_{8L}$ 11	38 A$_{8R}$
A$_{9L}$ 12	37 A$_{9R}$
N/C 13	36 N.C.
I/O$_{0L}$ 14	35 N.C.
I/O$_{1L}$ 15	34 I/O$_{7R}$
I/O$_{2L}$ 16	33 I/O$_{6R}$

Bottom pins: (17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32)
I/O$_{3L}$, N.C., I/O$_{4L}$, I/O$_{5L}$, I/O$_{6L}$, I/O$_{7L}$, N.C., VSS, VSS, I/O$_{0R}$, I/O$_{1R}$, I/O$_{2R}$, I/O$_{3R}$, N.C., I/O$_{4R}$, I/O$_{5R}$

TEMIC
Semiconductors

M67130/M67140

Pin Names

LEFT PORT	RIGHT PORT	NAMES
$\overline{CS}_L$	$\overline{CS}_R$	Chip select
$R/\overline{W}_L$	$R/\overline{W}_R$	Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A_{0L-9L}	A_{0R-9R}	Address
I/O_{0L-7L}	I/O_{0R-7R}	Data Input/Output
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag
VCC		Power
GND		Ground

Functional Description

The M 67130/M67140 has two ports with separate control, address and I/0 pins that permit independent read/write access to any memory location. These devices have an automatic power-down feature controlled by $\overline{CS}$. $\overline{CS}$ controls on-chip power-down circuitry which causes the port concerned to go into stand-by mode when not selected ($\overline{CS}$ high). When a port is selected access to the full memory array is permitted. Each port has its own Output Enable control ($\overline{OE}$). In read mode, the port's $\overline{OE}$ turns the Output drivers on when set LOW. Non-conflicting READ/WRITE conditions are illustrated in table 1.

Interrupt Logic

The interrupt flag ($\overline{INT}$) allows communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{INT}_L$) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Similarly, the right port interrupt flag (INT_R) is set when the left port writes to memory location 3FF (hex), and the right port must read memory location 3FF in order to clear the interrupt flag (INT_R). The 8 bit message at 3FE or 3FF is user-defined. If the interrupt function is not used, address locations 3FE and 3FF are not reserved for mail boxes but become part of the RAM. See table 3 for the interrupt function.

Arbitration Logic

The arbitration logic will resolve an address match or a chip select match down to a minimum of 5 ns and determine which port has access. In all cases, an active $\overline{BUSY}$ flag will be set for the inhibited port.

The $\overline{BUSY}$ flags are required when both ports attempt to access the same location simultaneously.Should this conflict arise, on-chip arbitration logic will determine which port has access and set the $\overline{BUSY}$ flag for the inhibited port. $\overline{BUSY}$ is set at speeds that allow the processor to hold the operation with its associated address and data. It should be noted that the operation is invalid for the port for which $\overline{BUSY}$ is set LOW. The inhibited port will be given access when $\overline{BUSY}$ goes inactive.

A conflict will occur when both left and right ports are active and the two addresses coincide. The on-chip arbitration determines access in these circumstances. Two modes of arbitration are provided : (1) if the addresses match and are valid before $\overline{CS}$ on-chip control logic arbitrates between $\overline{CS}_L$ and $\overline{CS}_R$ for access ; or (2) if the $\overline{CS}$s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to table 2). The inhibited port's $\overline{BUSY}$ flag is set and will reset when the port granted access completes its operation in both arbitration modes.

Data Bus Width Expansion

Master/Slave Description

Expanding the data bus width to 16 or more bits in a dual-port RAM system means that several chips may be active simultaneously. If every chip has a hardware arbitrator, and the addresses for each chip arrive at the same time one chip may activate its L $\overline{BUSY}$ signal while another activates its R $\overline{BUSY}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To overcome this "Busy Lock-Out" problem, MHS has developed a MASTER/SLAVE system which uses a single hardware arbitrator located on the MASTER. The SLAVE has $\overline{BUSY}$ inputs which allow direct interface to the MASTER with no external components, giving a speed advantage over other systems.

When dual-port RAMs are expanded in width, the SLAVE RAMs must be prevented from writing until the $\overline{BUSY}$ input has been settled. Otherwise, the SLAVE chip may begin a write cycle during a conflict situation. On the opposite, the write pulse must extend a hold time beyond $\overline{BUSY}$ to ensure that a write cycle occurs once the conflict is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE must be inhibited by the MASTER's maximum arbitration time. If a conflict then occurs, the write to the SLAVE will be inhibited because of the MASTER's $\overline{BUSY}$ signal.

Truth Table

Table 1 : Non Contention Read/Write Control[4]

LEFT OR RIGHT PORT[1]				FUNCTION
R/$\overline{W}$	$\overline{CS}$	$\overline{OE}$	D0–7	
X	H	X	Z	Port Disabled and in Power Down Mode. ICCSB or ICCSB1
L	L	X	DATA$_{IN}$	Data on Port Written into memory[2]
H	L	L	DATA$_{OUT}$	Data in Memory Output on Port[3]
H	L	H	Z	High Impedance Outputs

Notes : 1. $A_{OL} - A_{9L} \neq A_{0R} - A_{9R}$.
 2. If $\overline{BUSY}$ = L, data is not written.
 3. If $\overline{BUSY}$ = L, data may not be valid, see t_{WDD} and t_{DDD} timing.
 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE.

Table 2 : Arbitration[6]

LEFT PORT		RIGHT PORT		FLAGS (5)		FUNCTION
$\overline{CS_L}$	$A_{0L} - A_{9L}$	$\overline{CS_R}$	$A_{0L} - A_{9R}$	$\overline{BUSY_L}$	$\overline{BUSY_R}$	
H	X	H	X	H	H	No Contention
L	Any	H	X	H	H	No Contention
H	X	L	Any	H	H	No Contention
L	$\neq A_{0R} - A_{9R}$	L	$\neq A_{0L} - A_{9L}$	H	H	No Contention
ADDRESS ARBITRATION WITH $\overline{CE}$ LOW BEFORE ADDRESS MATCH						
L	LV5R	L	LV5R	H	L	L–Port Wins
L	RV5L	L	RV5L	L	H	R–Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
$\overline{CS}$ ARBITRATION WITH ADDRESS MATCH BEFORE $\overline{CS}$						
LL5R	$= A_{0R} - A_{9R}$	LL5R	$= A_{0L} - A_{9L}$	H	L	L–Port Wins
RL5L	$= A_{0R} - A_{9R}$	RL5L	$= A_{0L} - A_{9L}$	L	H	R–Port Wins
LW5R	$= A_{0R} - A_{9R}$	LW5R	$= A_{0L} - A_{9L}$	H	L	Arbitration Resolved
LW5R	$= A_{0R} - A_{9R}$	LW5R	$= A_{0L} - A_{9L}$	L	H	Arbitration Resolved

Notes : 5. $\overline{INT}$ Flags Don't Care.
 6. X = DON'T CARE, L = LOW, H = HIGH.
 LV5R = Left Address Valid $\geq$ 5 ns before right address.
 RV5L = Right Address Valid $\geq$ 5 ns before left address.
 Same = Left and Right Addresses match within 5 ns of each other.
 LL5R = Left $\overline{CS}$ = LOW $\geq$ 5 ns before Right $\overline{CS}$.
 RL5L = Right $\overline{CS}$ = LOW $\geq$ 5 ns before left $\overline{CS}$.
 LW5R = Left and Right $\overline{CS}$ = LOW within 5 ns of each other.

Table 3 : Interrupt Flag [7, 10]

LEFT PORT					RIGHT PORT					FUNCTION
R/$\overline{W_L}$	$\overline{CS_L}$	$\overline{OE_L}$	$A_{0L} - A_{9L}$	$\overline{INT_L}$	R/$\overline{W_R}$	$\overline{CS_R}$	$\overline{OE_R}$	$A_{0R} - A_{9R}$	$\overline{INT_R}$	
L	L	X	3FF	X	X	X	X	X	L[8]	Set Right $\overline{INT_R}$ Flag
X	X	X	X	X	X	L	L	3FF	H[9]	Reset Right $\overline{INT_R}$ Flag
X	X	X	X	L[9]	L	L	X	3FE	X	Set Left $\overline{INT_L}$ Flag
X	L	L	3FE	H[8]	X	X	X	X	X	Reset Left $\overline{INT_L}$ Flag

Notes : 7. Assumes $\overline{BUSY_L}$ = $\overline{BUSY_R}$ = H.
 8. If $\overline{BUSY_L}$ = L, then NC.
 9. If $\overline{BUSY_R}$ = L, then NC.
 10. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

Electrical Characteristics

Absolute Maximum Ratings

Supply voltage (VCC–GND) : . . . . –0.3 V to 7.0 V

Input or output voltage applied : . . . (GND –0.3 V) to (VCC + 0.3 V)

Storage temperature : . . . . –65°C to + 150°C

* Notice

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device.This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extented periods may affect reliability.

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	OPERATING TEMPERATURE
Military	V_{CC} = 5 V ± 10 %	– 55 ºC to + 125 ºC
Automotive	V_{CC} = 5 V ± 10 %	– 40 ºC to + 125 ºC
Industrial	V_{CC} = 5 V ± 10 %	– 40 ºC to + 85 ºC
Commercial	V_{CC} = 5 V ± 10 %	0 ºC to + 70 ºC

DC Parameters

Parameter	Description	Version	67130/140–30 Preliminary COM	67130/140–35 COM	67130/140–35 IND MIL AUTO	67130/140–45 COM	67130/140–45 IND MIL AUTO	67130/140–55 COM	67130/140–55 IND MIL AUTO	Unit	Value
I_{CCSB} (11)	Standby supply current (Both ports TTL level inputs)	V L	5 40	5 40	5 50	5 40	5 50	5 40	5 50	mA mA	Max Max
I_{CCSB1} (12)	Standby supply current (Both ports CMOS level inputs)	V L	100 1000	100 1000	200 2000	100 1000	200 2000	100 1000	200 2000	µA µA	Max Max
I_{CCOP} (13)	Operating supply current (Both ports active)	V L	160 175	145 155	180 200	135 150	150 170	130 140	140 170	mA mA	Max Max
I_{CCOP1} (14)	Operating supply current (One port active – One port standby)	V L	100 105	85 95	100 110	75 85	85 90	70 80	75 80	mA mA	Max Max

Notes : 11. $\overline{CS}_L = \overline{CS}_R \geq$ 2.2 V.
12. $\overline{CS}_L = \overline{CS}_R \geq$ VCC – 0.2 V.
13. Both ports active – Maximum frequency – Outputs open – $\overline{OE}$ = VIH.
14. One port active (f = fMAX) – Output open – One port stand-by TTL or CMOS Level inputs – $\overline{CS}_L = \overline{CS}_R \geq$ 2.2 V.

PARAMETER	DESCRIPTION	67130–30/35/45/55 67140–30/35/45/55	UNIT	VALUE
$II/O_{(15)}$	Input/Output leakage current	+/– 10	µA	Max
$VIL_{(16)}$	Input low voltage	0.8	V	Max
$VIH_{(16)}$	Input high voltage	2.2	V	Min
$VOL_{(17)}$	Output low voltage (I/O_0-I/O_7)	0.4	V	Max
VOL	Open drain output low voltage (BUSY, INT) I_{OL} = 16 mA	0.5	V	Max
$VOH_{(17)}$	Output high voltage	2.4	V	Min
C $IN_{(21)}$	Input capacitance	5	pF	Max
C $OUT_{(21)}$	Output capacitance	7	pF	Max

Notes : 15. V_{CC} = 5.5 V, Vin = Gnd to V_{CC}, $\overline{CS}$ = VIH, Vout = 0 to V_{CC}.
16. VIH max = V_{CC} + 0.3 V, VIL min – 0.3 V or –1 V pulse width 50 ns.
17. V_{CC} min, IOL = 4 mA, IOH = –4 mA.

Data-Retention Mode

MHS CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1 – Chip select ($\overline{CS}$) must be held high during data retention ; within Vcc to VCC_{DR}.

2 – $\overline{CS}$ must be kept between $V_{CC} - 0.2$ V and 70 % of Vcc during the power up and power down transitions.

3 – The RAM can begin operation > tRC after Vcc reaches the minimum operating voltage (4.5 volts).

Timing

PARAMETER	TEST CONDITIONS (18)	MAX		UNIT
		COM	MIL IND AUTO	
ICC_{DR1}	@ $VCC_{DR} = 2$ V	5	20	μA
ICC_{DR2}	@ $VCC_{DR} = 3$ V	10	30	μA

Notes : 18. $\overline{CS}$ = Vcc, Vin = Gnd to Vcc.
19. t_{RC} = Read cycle time.

AC Test Conditions

Input Pulse Levels : GND to 3.0 V
Input Rise/Fall Times : 5 ns
Input Timing Reference Levels : 1.5 V

Output Reference Levels : 1.5 V
Output Load : see figures 1, 2

Figure 1. Output Load.

* Including scope and jig

Figure 2. Output load.
(For t_{HZ}, t_{LZ}, t_{WZ}, and t_{OW})

AC Parameters

READ CYCLE		PARAMETER	M67130–30(*) M67140–30(*)		M67130–35(**) M67140–35(**)		M67130–45 M67140–45		M67130–55 M67140–55		UNIT
SYMBOL (23)	SYMBOL (24)		MIN. PRELIMINARY	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAVR	t_{RC}	Read cycle time	30	–	35	–	45	–	55	–	ns
TAVQV	t_{AA}	Address access time	–	30	–	35	–	45	–	55	ns
TELQV	t_{ACS}	Chip Select access time (22)	–	30	–	35	–	45	–	55	ns
TGLQV	t_{AOE}	Output enable access time	–	15	–	25	–	30	–	35	ns
TAVQX	t_{OH}	Output hold from address change	0	–	0	–	0	–	0	–	ns
TELQZ	t_{LZ}	Output low Z time (20, 21)	0	–	5	–	5	–	5	–	ns
TEHQZ	t_{HZ}	Output high Z time (20, 21)	–	12	–	15	–	20	–	30	ns
TPU	t_{PU}	Chip Select to power up time (21)	0	–	0	–	0	–	0	–	ns
TPD	t_{PD}	Chip disable to power down time (21)	–	50	–	50	–	50	–	50	ns

Notes : 20. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).
23. 21. This parameter is guaranteed but not tested.
22. To access RAM $\overline{CS}$ = VIL.
23. STD symbol.
24. ALT symbol.
(*). Commercial only, not available in DIP.
(**). DIP package available for commercial only.

Timing Waveform of Read Cycle nº 1, Either Side [25, 26, 28]

Timing Waveform of Read Cycle nº 2, Either Side [25, 27, 29]

Notes : 25. R/W is high for read cycles.
26. Device is continuously enabled, $\overline{CS}$ = VIL.
27. Addresses valid prior to or coincident with $\overline{CS}$ transition low.
28. $\overline{OE}$ = VIL.
29. To access RAM, $\overline{CS}$ = VIL.

AC Parameters

WRITE CYCLE		PARAMETER	M67130–30(*) M67140–30(*)		M67130–35(**) M67140–35(**)		M67130–45 M67140–45		M67130–55 M67140–55		UNIT
SYMBOL (34)	SYMBOL (35)		MIN. PRELIMINARY	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAVW	t_{WC}	Write cycle time	30	–	35	–	45	–	55		ns
TELWH	t_{SW}	Chip select to end of write (32)	25	–	30		35	–	40	–	ns
TAVWH	t_{AW}	Address valid to end of write	25	–	30		35	–	40	–	ns
TAVWL	t_{AS}	Address Set-up Time	0	–	0		0	–	0	–	ns
TWLWH	t_{WP}	Write Pulse Width	25	–	30	–	35	–	40	–	ns
TWHAX	t_{WR}	Write Recovery Time	0	–	0	–	0	–	0	–	ns
TDVWH	t_{DW}	Data Valid to end of write	15	–	20	–	20	–	20	–	ns
TGHQZ	t_{HZ}	Output high Z time (30, 31)	–	12	–	15	–	20	–	30	ns
TWHDX	t_{DH}	Data hold time (33)	0	–	0	–	0	–	0	–	ns
TWLQZ	t_{WZ}	Write enable to output in high Z (30, 31)	–	12	–	15	–	20	–	30	ns
TWHQX	t_{OW}	Output active from end of write (30, 31, 33)	0	–	0	–	0	–	0	–	ns

Notes :
30. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).
31. This parameter is guaranteed but not tested.
32. To access RAM $\overline{CS}$ = VIL.
    This condition must be valid for entire t_{SW} time.
33. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions.
    Although t_{DH} and t_{OW} values vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
34. STD symbol.
35. ALT symbol.
(*). Commercial only. Not available in DIP.
(**). DIP package available for commercial only.

Timing Waveform of Write Cycle nº 1, R/$\overline{\text{W}}$ Controlled Timing [36, 37, 38, 42]

## Timing Waveform of Write Cycle nº 2, $\overline{\text{CS}}$ Controlled Timing [36, 37, 38, 40]

Notes :
36. R/$\overline{\text{W}}$ must be high during all address transitions.
37. A write occurs during the overlap (t_{SW} or t_{WP}) of a low $\overline{\text{CS}}$ and a low R/$\overline{\text{W}}$.
38. t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or R/$\overline{\text{W}}$ going high to the end of write cycle.
39. During this period, the I/O pins are in the output state, and input signals must not be applied.
40. If the $\overline{\text{CS}}$ low transition occurs simultaneously with or after the R/$\overline{\text{W}}$ low transition, the outputs remain in the high impedance state.
41. Transition is measured ± 500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 % tested.
42. If $\overline{\text{OE}}$ is low during a R/$\overline{\text{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW}. If $\overline{\text{OE}}$ is high during an R/$\overline{\text{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.
43. To access RAM, $\overline{\text{CS}}$ = VIL.

AC Parameters

| Symbol	PARAMETER	M67130–30(*) M67140–30(*)		M67130–35 M67140–35		M67130–45 M67140–45		M67130–55 M 67140–55		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
	BUSY TIMING (For M67130 only)	PRELIMINARY								
t_{BAA}	$\overline{BUSY}$ Access time to address	–	30	–	35	–	35	–	45	ns
t_{BDA}	$\overline{BUSY}$ Disable time to address	–	25	–	30	–	35	–	40	ns
t_{BAC}	$\overline{BUSY}$ Access time to Chip Select	–	25	–	30	–	30	–	35	ns
t_{BDC}	$\overline{BUSY}$ Disable time to Chip Select	–	25	–	25	–	25	–	30	ns
t_{WDD}	Write Pulse to data delay (44)	–	55	–	60	–	70	–	80	ns
t_{DDD}	Write data valid to read data delay (44)	–	33	–	35	–	45	–	55	ns
t_{APS}	Arbitration priority set-up time (45)	5	–	5	–	5	–	5	–	ns
t_{BDD}	$\overline{BUSY}$ disable to valid data	–	Note 46	–	Note 46	–	Note 46	–	Note 46	ns
	BUSY TIMING (For M 67140 only)									ns
t_{WB}	Write to $\overline{BUSY}$ input (47)	0	–	0	–	0	–	0	–	ns
t_{WH}	Write hold after $\overline{BUSY}$ (48)	20	–	20	–	20	–	20	–	ns
t_{WDD}	Write pulse to data delay (49)	–	55	–	60	–	70	–	80	ns
t_{DDD}	Write data valid to read data delay (49)	–	30	–	35	–	45	–	55	ns

Notes : 44. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with $\overline{BUSY}$ (For M67130 only)".
45. To ensure that the earlier of the two ports wins.
46. t_{BDD} is a calculated parameter and is the greater of 0, $t_{WDD} - t_{WP}$ (actual) or $t_{DDD} - t_{DW}$ (actual).
47. To ensure that the write cycle is inhibited during contention.
48. To ensure that a write cycle is completed after contention.
49. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read with Port to port delay (For M67140 only)".
(*). Commercial only. Not available in DIP.
(**). DIP package available for commercial only.

Timing Waveform of Read with $\overline{\text{BUSY}}$ (50, 51, 52) (For M67130)


Notes :   50. To ensure that the earlier of the two port wins.
51. Write cycle parameters should be adhered to, to ensure proper writing.
52. Device is continuously enabled for both ports.
53. $\overline{\text{OE}}$ at L for the reading port.

Timing Waveform of Write with Port-to-port (54, 55, 56) (For M67140 only)


Notes :   54. Assume $\overline{\text{BUSY}}$ = H for the writing port, and $\overline{\text{OE}}$ = L for the reading port.
55. Write cycle parameters should be adhered to, to ensure proper writing.
56. Device is continuously enabled for both ports.

**Timing Waveform of Write with $\overline{\text{BUSY}}$ (For M67140)**

Timing Waveform of Contention Cycle n° 1, $\overline{\text{CS}}$ Arbitration (For M67130 only)

**Timing Waveform of Contention Cycle n⁰ 2, Address Valid Abritration
(For M67130 only) [57]**

Left Address Valid First :


Right Address Valid First :

Note : 57. $CS_L = \overline{CS}_R = V_{IL}$

16 Bit Master/Slave Dual-port Memory Systems

Note : 58. No arbitration in M67140 (SLAVE). $\overline{BUSY}$-IN inhibits write in M67140 (SLAVE).

Waveform of Interrupt Timing [59]

Notes : 59. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
60. See interrupt thruth table.
61. Timing depends on which enable signal is asserted last.
62. Timing depends on which enable signal is de-asserted first.

AC Electrical Characteristics over the Full Operating Temperature and Supply Voltage Range

INTERRUPT TIMING	PARAMETER	67130/140-30 (*)		67130/140-35 (**)		67130/140-45		67130/140-55		UNIT
SYMBOL		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{AS}	Address set-up time	0	–	0	–	0	–	0	–	ns
t_{WR}	Write recovery time	0	–	0	–	0	–	0	–	ns
t_{INS}	Interrupt set time	–	30	–	35	–	40	–	45	ns
t_{INR}	Interrupt reset time	–	30	–	35	–	40	–	45	ns

(*). Commercial only. Not available in DIP.
(**). DIP package available for commercial only.

Ordering Information

TEMPERATURE RANGE	PACKAGE	DEVICE	SPEED	FLOW
C	M	S3 —	67130V —	35

1K = 48 pin DIL ceramic 600 mils
CK = 48 pin DIL side-brazed 600 mils
4K = 48 pin LCC
S3 = 52 pin PLCC
3K = 48 pin DIL plastic 600 mils
RD = 64 pin VQFP

30 ns
35 ns
45 ns
55 ns

67130 = 8K (1K × 8) Master
67140 = 8K (1K × 8) Slave
L   = Low power
V   = Very low power
EV   = Very low power and rad tolerant

C = Commercial	0° to +70°C
I = Industrial	–40° to +85°C
A = Automotive	–40° to +125°C
M = Military	–55° to +125°C
S = Space	–55° to +125°C

blank	=	MHS standards
/883	=	MIL STD 883 Class B or S
P883	=	MIL STD 883 + PIND test
SB/SC	=	SCC 9000 level B/C
SHXXX	=	Special customer request
FHXXX	=	Flight models (space)
EHXXX	=	Engineering models (space)
MHXXX	=	Mechanical parts (space)
LHXXX	=	Life test parts (space)
: R	=	Tape and reel
: RD	=	Tape and reel dry pack
: D	=	Dry pack