## $1 \ K \times 8 \ CMOS$ Dual Port RAM

### Introduction

The M 67130/67140 are very low power CMOS dual port static RAMs organized as  $1024 \times 8$ . They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or more width systems. The MHS MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by  $\overline{CS}$  permits the onchip circuitry of each port in order to enter a very low stand by power mode.

### Features

- Fast access time 35 ns to 55 ns 30 ns preliminary for commercial only
- 67130L/67140L low power
   67130V/67140V very low power
- Expandable data bus to 16 bits or more using master/slave devices when using more than one device.
- On chip arbitration logic
- BUSY output flag on master

Using an array of eight transistors (8T) memory cell and fabricated with the state of the art 1.0  $\mu$ m lithography named SCMOS, the M67130/140 combine an extremely low standby supply current (typ = 1.0  $\mu$ A) with a fast access time at 35 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 5  $\mu$ W.

For military/space applications that demand superior levels of performance and reliability the M 67130/140 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

- **BUSY** input flag on slave
- INT flag for port to port communication
- Fully asynchronous operation from either port
- Battery backup operation : 2 V data retention
- TTL compatible
- Single 5V  $\pm$  10 % Power Supply (1)

3.3 V versions are also available. Please consult sales.

#### Interface

#### **Block Diagram**



- Notes: 1. M 67130 (MASTER) : BUSY is open drain output and requires pullup resistor M 67140 (SLAVE) : BUSY in input
  - 2. Open drain output requires pull-up resistor

#### **Pin Configuration**



#### **Pin Names**

LEFT PORT	<b>RIGHT PORT</b>	NAMES				
$\overline{CS}_L$	$\overline{\text{CS}}_{\text{R}}$	Chip select				
$R/\overline{W}_L$	$R/\overline{W}_R$	Write Enable				
OEL	$\overline{OE}_R$	Output Enable				
A <sub>0L - 9L</sub>	$A_{0R-9R}$	Address				
I/O <sub>0L - 7L</sub>	$I/O_{0R-7R}$	Data Input/Output				
$\overline{\text{BUSY}}_{L}$	BUSY <sub>R</sub>	Busy Flag				
INTL	INT <sub>R</sub>	Interrupt Flag				
V	CC	Power				
Gì	ND	Ground				

### **Functional Description**

The M 67130/M67140 has two ports with separate control, address and I/0 pins that permit independent read/write access to any memory location. These devices have an automatic power-down feature controlled by  $\overline{CS}$ .  $\overline{CS}$  controls on-chip power-down circuitry which causes the port concerned to go into stand-by mode when not selected ( $\overline{CS}$  high). When a port is selected access to the full memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In read mode, the port's  $\overline{OE}$  turns the Output drivers on when set LOW. Non-conflicting READ/WRITE conditions are illustrated in table 1.

#### **Interrupt Logic**

The interrupt flag ( $\overline{INT}$ ) allows communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Similarly, the right port interrupt flag (INT<sub>R</sub>) is set when the left port writes to memory location 3FF (hex), and the right port must read memory location 3FF in order to clear the interrupt flag (INT<sub>R</sub>). The 8 bit message at 3FE or 3FF is user-defined. If the interrupt function is not used, address locations 3FE and 3FF are not reserved for mail boxes but become part of the RAM. See table 3 for the interrupt function.

#### **Arbitration Logic**

The arbitration logic will resolve an address match or a chip select match down to a minimum of 5 ns and determine which port has access. In all cases, an active  $\overline{\text{BUSY}}$  flag will be set for the inhibited port.

The  $\overline{\text{BUSY}}$  flags are required when both ports attempt to access the same location simultaneously.Should this conflict arise, on-chip arbitration logic will determine which port has access and set the  $\overline{\text{BUSY}}$  flag for the inhibited port.  $\overline{\text{BUSY}}$  is set at speeds that allow the processor to hold the operation with its associated address and data. It should be noted that the operation is invalid for the port for which  $\overline{\text{BUSY}}$  is set LOW. The inhibited port will be given access when  $\overline{\text{BUSY}}$  goes inactive.

A conflict will occur when both left and right ports are active and the two addresses coincide. The on-chip arbitration determines access in these circumstances. Two modes of arbitration are provided : (1) if the addresses match and are valid before  $\overline{CS}$  on-chip control logic arbitrates between  $\overline{CS}_L$  and  $\overline{CS}_R$  for access ; or (2) if the  $\overline{CS}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to table 2). The inhibited port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation in both arbitration modes.

#### **Data Bus Width Expansion**

#### Master/Slave Description

Expanding the data bus width to 16 or more bits in a dual-port RAM system means that several chips may be active simultaneously. If every chip has a hardware arbitrator, and the addresses for each chip arrive at the same time one chip may activate its L BUSY signal while another activates its R BUSY signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To overcome this "Busy Lock-Out" problem, MHS has developed a MASTER/SLAVE system which uses a single hardware arbitrator located on the MASTER. The SLAVE has BUSY inputs which allow direct interface to the MASTER with no external components, giving a speed advantage over other systems.

When dual-port RAMs are expanded in width, the SLAVE RAMs must be prevented from writing until the BUSY input has been settled. Otherwise, the SLAVE chip may begin a write cycle during a conflict situation. On the opposite, the write pulse must extend a hold time beyond BUSY to ensure that a write cycle occurs once the conflict is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE must be inhibited by the MASTER's maximum arbitration time. If a conflict then occurs, the write to the SLAVE will be inhibited because of the MASTER's <u>BUSY</u> signal.

#### **Truth Table**

#### Table 1 : Non Contention Read/Write Control<sup>(4)</sup>

	LEFT OR RI	GHT PORT <sup>(1)</sup>		FUNCTION
R/W	CS	ŌĒ	D0-7	FUNCTION
X	Н	Х	Z	Port Disabled and in Power Down Mode. ICCSB or ICCSB1
L	L	Х	DATA <sub>IN</sub>	Data on Port Written into memory <sup>(2)</sup>
Н	L	L	DATA <sub>OUT</sub>	Data in Memory Output on Port <sup>(3)</sup>
Н	L	Н	Z	High Impedance Outputs

Notes :

1.  $A_{OL} - A_{9L} \neq A_{0R} - A_{9R}$ . 2. If  $\overline{BUSY} = L$ , data is not written.

3. If  $\overline{\text{BUSY}} = L$ , data may not be valid, see t<sub>WDD</sub> and t<sub>DDD</sub> timing.

4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE.

#### Table 2 : Arbitration<sup>(6)</sup>

LEFT	PORT	RIGHT	PORT	FLAC	GS (5)	FUNCTION
$\overline{CS}_{L}$	$A_{0L} - A_{9L}$	<b>CS</b> <sub><b>R</b></sub>	$A_{0L} - A_{9R}$	BUSYL	BUSY <sub>R</sub>	FUNCTION
Н	Х	Н	Х	Н	Н	No Contention
L	Any	Н	Х	Н	Н	No Contention
Н	Х	L	Any	Н	Н	No Contention
L	$\neq A_{0R} - A_{9R}$	L	$\neq A_{0L} - A_{9L}$	Н	Н	No Contention
ADDRESS ARE	BITRATION WIT	H CE LOW BEF	ORE ADDRESS M	ІАТСН	_	
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R–Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CS ARBITRAT	ION WITH ADD	RESS MATCH BI	EFORE CS			
LL5R	$= A_{0R} - A_{9R}$	LL5R	$= A_{0L} - A_{9L}$	Н	L	L-Port Wins
RL5L	$= A_{0R} - A_{9R}$	RL5L	$= A_{0L} - A_{9L}$	L H		R–Port Wins
LW5R	$= A_{0R} - A_{9R}$	LW5R	$= A_{0L} - A_{9L}$	H L		Arbitration Resolved
LW5R	$= A_{0R} - A_{9R}$	LW5R	$= A_{0L} - A_{9L}$	L H		Arbitration Resolved

Notes: 5. INT Flags Don't Care.

6. X = DON'T CARE, L = LOW, H = HIGH.

 $LV5R = Left Address Valid \ge 5 ns before right address.$ 

 $RV5L = Right Address Valid \ge 5 ns before left address.$ 

Same = Left and Right Addresses match within 5 ns of each other.

LL5R = Left  $\overline{CS}$  = LOW  $\ge$  5 ns before Right  $\overline{CS}$ .

RL5L = Right  $\overline{CS}$  = LOW  $\ge$  5 ns before left  $\overline{CS}$ .

LW5R = Left and Right  $\overline{CS}$  = LOWwithin 5 ns of each other.

#### Table 3 : Interrupt Flag (7, 10)

	LEFT PORT						RIGHT	PORT		FUNCTION
$R/\overline{W}_L$	$\overline{\text{CS}}_{\text{L}}$	$\overline{\text{OE}}_{\text{L}}$	A <sub>OL</sub> _A <sub>9L</sub>	INTL	R/WR	<b>CSR</b>	<b>OE</b> <sub>R</sub>	A <sub>OR</sub> _A <sub>9R</sub>	<b>INT</b> <sub>R</sub>	FUNCTION
L	L	Х	3FF	Х	X	X	Х	Х	L <sup>(8)</sup>	Set Right INT <sub>R</sub> Flag
X	Х	Х	Х	X	X	L	L	3FF	H <sup>(9)</sup>	Reset Right $\overline{INT}_R$ Flag
X	Х	Х	Х	L <sup>(9)</sup>	L	L	Х	3FE	Х	Set Left $\overline{INT}_L$ Flag
Х	L	L	3FE	H <sup>(8)</sup>	X	X	Х	Х	Х	Reset Left $\overline{INT}_L$ Flag

**Notes :** 7. Assumes  $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = H$ .

8. If  $\overline{\text{BUSY}}_{L} = L$ , then NC.

9. If  $\overline{\text{BUSY}}_R = L$ , then NC.

10. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

### **Electrical Characteristics**

#### **Absolute Maximum Ratings**

#### \* Notice

Input or output voltage applied : . . . (GND –0.3 V) to (VCC + 0.3 V) Storage temperature :  $-65^{\circ}C$  to  $+150^{\circ}C$  Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extented periods may affect reliability.

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	OPERATING TEMPERATURE
Military	$V_{CC} = 5 \text{ V} \pm 10 \text{ \%}$	– 55 °C to + 125 °C
Automotive	$V_{CC} = 5 \text{ V} \pm 10 \text{ \%}$	- 40 °C to + 125 °C
Industrial	$V_{CC} = 5 \text{ V} \pm 10 \text{ \%}$	-40 °C to + 85 °C
Commercial	$V_{CC} = 5 V \pm 10 \%$	$0 \circ C$ to + $70 \circ C$

#### **DC Parameters**

			67130/140-30	67130/	140–35	67130/	140–45	67130/	140–55		
Parameter	Description	Versio n	Preliminary COM	сом	IND MIL AUTO	сом	IND MIL AUTO	СОМ	IND MIL AUTO	Unit	Value
I <sub>CCSB (11)</sub>	Standby supply current	V	5	5	5	5	5	5	5	mA	Max
	(Both ports TTL level inputs)	L	40	40	50	40	50	40	50	mA	Max
I <sub>CCSB1 (12)</sub>	Standby supply current	V	100	100	200	100	200	100	200	μΑ	Max
	(Both ports CMOS level inputs)	L	1000	1000	2000	1000	2000	1000	2000	μΑ	Max
I <sub>CCOP (13)</sub>	Operating supply current	V	160	145	180	135	150	130	140	mA	Max
	(Both ports active)	L	175	155	200	150	170	140	170	mA	Max
I <sub>CCOP1 (14)</sub>	Operating supply current	V	100	85	100	75	85	70	75	mA	Max
	(One port active – One port standby)	L	105	95	110	85	90	80	80	mA	Max

 $\begin{array}{l} \textbf{Notes:} \ 11. \ \overline{CS}_L = \overline{CS}_R \geq 2.2 \ V. \\ 12. \ \overline{CS}_L = \overline{CS}_R \geq VCC - 0.2 \ V. \end{array}$ 

13. Both ports active – Maximum frequency – Outputs open –  $\overline{OE} = VIH$ .

14. One port active (f = fMAX) – Output open – One port stand-by TTL or CMOS Level inputs –  $\overline{CS}_L = \overline{CS}_R \ge 2.2$  V.

PARAMETER	DESCRIPTION	67130–30/35/45/55 67140–30/35/45/55	UNIT	VALUE
II/O <sub>(15)</sub>	Input/Output leakage current	+/- 10	μΑ	Max
VIL <sub>(16)</sub>	Input low voltage	0.8	V	Max
VIH <sub>(16)</sub>	Input high voltage	2.2	V	Min
VOL(17)	Output low voltage (I/O <sub>0</sub> -I/O <sub>7</sub> )	0.4	V	Max
VOL	Open drain output low voltage (BUSY, INT) $I_{OL} = 16 \text{ mA}$	0.5	V	Max
VOH(17)	Output high voltage	2.4	V	Min
C IN <sub>(21)</sub>	Input capacitance	5	pF	Max
C OUT <sub>(21)</sub>	Output capacitance	7	pF	Max

Notes: 15.  $V_{CC} = 5.5$  V, Vin = Gnd to  $V_{CC}$ ,  $\overline{CS} = VIH$ , Vout = 0 to  $V_{CC}$ . 16. VIH max =  $V_{CC} + 0.3$  V, VIL min – 0.3 V or –1 V pulse width 50 ns.

17.  $V_{CC}$  min, IOL = 4 mA, IOH = -4 mA.

#### **Data-Retention Mode**

MHS CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1 – Chip select ( $\overline{CS}$ ) must be held high during data retention ; within Vcc to VCC<sub>DR</sub>.

#### Timing

 $2-\overline{\text{CS}}$  must be kept between V<sub>CC</sub> – 0.2 V and 70 % of Vcc during the power up and power down transitions.

3 - The RAM can begin operation > tRC after Vcc reaches the minimum operating voltage (4.5 volts).



		MA		
PARAMETER	PARAMETER TEST CONDITIONS (18)		MIL IND AUTO	UNIT
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2 V	5	20	μΑ
ICC <sub>DR2</sub>	@ VCC <sub>DR</sub> = 3 V	10	30	μΑ

Notes: 18.  $\overline{CS} = Vcc$ , Vin = Gnd to Vcc. 19.  $t_{RC} = Read$  cycle time.

#### **AC Test Conditions**

Input Pulse Levels : GND to 3.0 V Input Rise/Fall Times : 5 ns Input Timing Reference Levels : 1.5 V

#### Figure 1. Output Load.



Output Reference Levels : 1.5 V Output Load : see figures 1, 2

Figure 2. Output load.



#### **AC Parameters**

READ C	CYCLE			0-30(*) 0-30(*)		0-35(**) 0-35(**)		30–45 40–45		30–55 40–55	
SYMBOL (23)	SYMBOL (24)	PARAMETER	MIN. PRELIN	MAX. MINARY	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
TAVAVR	t <sub>RC</sub>	Read cycle time	30	_	35	_	45	_	55	_	ns
TAVQV	t <sub>AA</sub>	Address access time	-	30	_	35	-	45	_	55	ns
TELQV	t <sub>ACS</sub>	Chip Select access time (22)	-	30	-	35	-	45	-	55	ns
TGLQV	t <sub>AOE</sub>	Output enable access time	-	15	-	25	-	30	-	35	ns
TAVQX	t <sub>OH</sub>	Output hold from address change	0	-	0	-	0	-	0	-	ns
TELQZ	t <sub>LZ</sub>	Output low Z time (20, 21)	0	-	5	_	5	-	5	-	ns
TEHQZ	t <sub>HZ</sub>	Output high Z time (20, 21)	-	12	-	15	-	20	-	30	ns
TPU	t <sub>PU</sub>	Chip Select to power up time (21)	0	_	0	_	0	_	0	_	ns
TPD	t <sub>PD</sub>	Chip disable to power down time (21)	_	50	_	50	_	50	_	50	ns

Notes: 20. Transition is measured  $\pm$  500 mV from low or high impedance voltage with load (figures 1 and 2).

21. This parameter is guaranteed but not tested.

22. To access RAM  $\overline{CS} = VIL$ .

23. STD symbol.

24. ALT symbol.

(\*). Commercial only, not available in DIP.

(\*\*). DIP package available for commercial only.

#### Timing Waveform of Read Cycle nº 1, Either Side (25, 26, 28)



## Timing Waveform of Read Cycle nº 2, Either Side <sup>(25, 27, 29)</sup>



Notes: 25. R/W is high for read cycles.

26. Device is continuously enabled,  $\overline{CS} = VIL$ .

27. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition low.

28.  $\overline{OE} = VIL$ .

29. To access RAM,  $\overline{\text{CS}} = \text{VIL}$ .

#### **AC Parameters**

WRITE (	CYCLE			60-30(*) 60-30(*)		M67130-35(**) M67140-35(**)		30–45 40–45		30–55 40–55	
SYMBOL (34)	SYMBOL (35)	PARAMETER	MIN. PRELIN	MAX. MINARY	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
TAVAVW	t <sub>WC</sub>	Write cycle time	30	_	35	_	45	_	55		ns
TELWH	t <sub>SW</sub>	Chip select to end of write (32)	25	_	30		35	_	40	_	ns
TAVWH	t <sub>AW</sub>	Address valid to end of write	25	_	30		35	_	40	_	ns
TAVWL	t <sub>AS</sub>	Address Set-up Time	0	_	0		0	_	0	_	ns
TWLWH	t <sub>WP</sub>	Write Pulse Width	25	_	30	_	35	_	40	_	ns
TWHAX	t <sub>WR</sub>	Write Recovery Time	0	_	0	_	0	-	0	_	ns
TDVWH	t <sub>DW</sub>	Data Valid to end of write	15	_	20	_	20	-	20	-	ns
TGHQZ	t <sub>HZ</sub>	Output high Z time (30, 31)	-	12	-	15	_	20	_	30	ns
TWHDX	t <sub>DH</sub>	Data hold time (33)	0	_	0	_	0	-	0	_	ns
TWLQZ	t <sub>WZ</sub>	Write enable to output in high Z (30, 31)	_	12	_	15	_	20	_	30	ns
TWHQX	t <sub>OW</sub>	Output active from end of write (30, 31, 33)	0	_	0	_	0	_	0	_	ns

Notes: 30. Transition is measured  $\pm$  500 mV from low or high impedance voltage with load (figures 1 and 2).

31. This parameter is guaranteed but not tested.

32. To access RAM  $\overline{CS}$  = VIL.

This condition must be valid for entire  $t_{SW}$  time.

33. The specification for t<sub>DH</sub> must be met by the device supplying write data to the RAM under all operating conditions. Although t<sub>DH</sub> and t<sub>OW</sub> values vary over voltage and temperature, the actual t<sub>DH</sub> will always be smaller than the actual t<sub>OW</sub>.
34. STD symbol.

35. ALT symbol.

(\*). Commercial only. Not available in DIP.

(\*\*). DIP package available for commercial only.



## Timing Waveform of Write Cycle nº 1, R/W Controlled Timing <sup>(36, 37, 38, 42)</sup>



## Timing Waveform of Write Cycle nº 2, CS Controlled Timing (36, 37, 38, 40)



**Notes :** 36.  $R/\overline{W}$  must be high during all address transitions.

- 37. A write occurs during the overlap ( $t_{SW}$  or  $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $R/\overline{W}$ .
- 38. t<sub>WR</sub> is measured from the earlier of  $\overline{CS}$  or R/W going high to the end of write cycle.
- 39. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 40. If the  $\overline{CS}$  low transition occurs simultaneously with or after the R/ $\overline{W}$  low transition, the outputs remain in the high impedance state.
- 41. Transition is measured  $\pm$  500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 % tested.
- 42. If  $\overline{OE}$  is low during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>WP</sub> or (t<sub>WZ</sub> + t<sub>DW</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>DW</sub>. If  $\overline{OE}$  is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>WP</sub>.
- 43. To access RAM,  $\overline{CS} = VIL$ .

#### **AC Parameters**

Symbol	PARAMETER		80-30(*) 10-30(*)		130–35 140–35		130–45 140–45	M67130-55 M 67140-55		
n		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
ß	BUSY TIMING (For M67130 only)	PRELIN	MINARY							
t <sub>BAA</sub>	BUSY Access time to address	-	30	_	35	_	35	_	45	ns
t <sub>BDA</sub>	BUSY Disable time to address	-	25	_	30	-	35	-	40	ns
tBAC	BUSY Access time to Chip Select	-	25	_	30	_	30	-	35	ns
t <sub>BDC</sub>	BUSY Disable time to Chip Select	-	25	_	25	_	25	-	30	ns
t <sub>WDD</sub>	Write Pulse to data delay (44)	-	55	_	60	-	70	-	80	ns
t <sub>DDD</sub>	Write data valid to read data delay (44)	-	33	_	35	-	45	-	55	ns
t <sub>APS</sub>	Arbitration priority set-up time (45)	5	_	5	_	5	_	5	_	ns
t <sub>BDD</sub>	BUSY disable to valid data	-	Note 46	_	Note 46	_	Note 46	-	Note 46	ns
В	USY TIMING (For M 67140 only)									ns
t <sub>WB</sub>	Write to $\overline{\text{BUSY}}$ input (47)	0	-	0	-	0	-	0	-	ns
t <sub>WH</sub>	Write hold after $\overline{\text{BUSY}}$ (48)	20	_	20	_	20	_	20	_	ns
t <sub>WDD</sub>	Write pulse to data delay (49)	-	55	_	60	_	70	_	80	ns
t <sub>DDD</sub>	Write data valid to read data delay (49)	-	30	_	35	_	45	-	55	ns

Notes: 44. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (For M67130 only)".

45. To ensure that the earlier of the two ports wins.

46.  $t_{BDD}$  is a calculated parameter and is the greater of 0,  $t_{WDD} - t_{WP}$  (actual) or  $t_{DDD} - t_{DW}$  (actual).

47. To ensure that the write cycle is inhibited during contention.

48. To ensure that a write cycle is completed after contention.

49. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read with Port to port delay (For M67140 only)".

(\*). Commercial only. Not available in DIP.

(\*\*). DIP package available for commercial only.



## Timing Waveform of Read with BUSY (50, 51, 52) (For M67130)



**Notes :** 50. To ensure that the earlier of the two port wins.

51. Write cycle parameters should be adhered to, to ensure proper writing.

52. Device is continuously enabled for both ports.

53.  $\overline{OE}$  at L for the reading port.

### Timing Waveform of Write with Port-to-port <sup>(54, 55, 56)</sup> (For M67140 only)



**Notes :** 54. Assume  $\overline{\text{BUSY}} = H$  for the writing port, and  $\overline{\text{OE}} = L$  for the reading port.

55. Write cycle parameters should be adhered to, to ensure proper writing.

56. Device is continuously enabled for both ports.



### Timing Waveform of Write with **BUSY** (For M67140)



#### Timing Waveform of Contention Cycle nº 1, CS Arbitration (For M67130 only)





# Timing Waveform of Contention Cycle $n^{o}$ 2, Address Valid Abritration (For M67130 only) $^{(57)}$

Left Address Valid First :



Right Address Valid First :



Note : 57.  $CS_L = \overline{CS}_R = V_{IL}$ 

#### 16 Bit Master/Slave Dual-port Memory Systems



Note: 58. No arbitration in M67140 (SLAVE). BUSY-IN inhibits write in M67140 (SLAVE).

#### Waveform of Interrupt Timing <sup>(59)</sup>





Notes: 59. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

- 60. See interrupt thruth table.
- 61. Timing depends on which enable signal is asserted last.
- 62. Timing depends on which enable signal is de-asserted first.

# AC Electrical Characteristics over the Full Operating Temperature and Supply Voltage Range

INTERRUPT TIMING	PARAMETER	67130/ (*	1 <b>40-30</b> *)		130/140-35 (**) 67130/140-45		67130/	UNIT		
SYMBOL		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>AS</sub>	Address set-up time	0	-	0	-	0	-	0	-	ns
t <sub>WR</sub>	Write recovery time	0	-	0	-	0	-	0	-	ns
t <sub>INS</sub>	Interrupt set time	_	30	_	35	_	40	_	45	ns
t <sub>INR</sub>	Interrupt reset time	_	30	_	35	-	40	_	45	ns

(\*). Commercial only. Not available in DIP.

(\*\*). DIP package available for commercial only.

TEMIC Semiconductors

### **Ordering Information**



The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use.