

8-BIT PISO SHIFT REGISTER

- **HIGH SPEED**
 $t_{PD} = 21 \text{ ns (TYP.) at } V_{CC} = 5V$
- **LOW POWER DISSIPATION**
 $I_{CC} = 4 \mu A \text{ (MAX.) at } T_A = 25^\circ C$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (MIN.)}$
- **OUTPUT DRIVE CAPABILITY**
 10 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = |I_{OL}| = 4 \text{ mA (MIN.)}$
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**
 $V_{CC} \text{ (OPR)} = 2V \text{ to } 6V$
- **PIN AND FUNCTION COMPATIBLE**
 WITH 54/74LS165

DESCRIPTION



The M54/74HC165 is a high speed CMOS 8-BIT PISO SHIFT REGISTER fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low consumption.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device contains eight clocked master-slave RS flip-flops connected as a shift register, with auxiliary gating to provide over-riding asynchronous parallel entry. Parallel data enters when the shift/load input is low. The parallel data can change while shift/load is low, provided that the recommended set-up and hold times are observed. For clocked operation, shift/load must be high. The two clock inputs perform identically; one can be used as a clock inhibit by applying a high signal; to permit this operation clocking is accomplished through a 2 input nor gate.

To avoid double clocking, however, the inhibit signal should only go high while the clock is high. Otherwise the rising inhibit signal will cause the same response as rising clock edge.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.




TRUTH TABLE

INPUTS					INTERNAL OUTPUTS		OUTPUT
SHIFT/ LOAD	CLOCK INHIBIT	CLOCK	SERIAL IN	PARALLEL			
				A.....H	QA	QB	QH
L	X	X	X	a.....h	a	b	h
H	L		H	X	H	QAn	QGn
H	L		L	X	L	QAn	QGn
H		L	H	X	H	QAn	QGn
H		L	L	X	L	QAn	QGn
H	X	H	X	X	NO CHANGE		
H	H	X	X	X	NO CHANGE		

a.....h: THE LEVEL OF STEADY INPUT VOLTAGE AT INPUTS A THROUGH H RESPECTIVELY

QAn...QGn: THE LEVEL OF QA – QG, RESPECTIVELY, BEFORE THE MOST-RECENT POSITIVE TRANSITION OF THE CLOCK.

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}\text{C}$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. (*) 500 mW: $\cong$ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125	°C
t_r, t_f	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

TIMING CHART



DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V _{OH}	High Level Output Voltage	2.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	V
		4.5	V _{IH} or V _{IL}	- 20 µA	4.4	4.5	—	4.4	—	4.4	
		6.0			5.9	6.0	—	5.9	—	5.9	
		4.5 6.0		- 4.0 mA - 5.2 mA	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	
V _{OL}	Low Level Output Voltage	2.0	V _{IH} or V _{IL}	20 µA	—	0.0	0.1	—	0.1	—	V
		4.5			—	0.0	0.1	—	0.1	—	
		6.0			—	0.0	0.1	—	0.1	—	
		4.5 6.0		4.0 mA 5.2 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND		—	—	± 0.1	—	± 1.0	—	µA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND		—	—	4	—	40	—	80 µA

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK - QH - QH)		21	33	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK _{INH} - QH, QH)		21	33	ns
t _{PLH} t _{PHL}	Propagation Delay Time (S/L - QH, QH)		22	35	ns
t _{PLH} t _{PHL}	Propagation Delay Time (H _{IN} - QH, QH)		20	32	ns
f _{MAX}	Maximum Clock Frequency	28	48		MHz

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{TLH} t_{THL}	Output Transition Time	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns
t_{PLH} t_{PHL}	Propagation Delay Time (CK-QH, $\bar{Q}H$)	2.0 4.5 6.0		— — —	96 24 20	190 38 32	— — —	240 48 41		285 57 48	ns
t_{PLH} t_{PHL}	Propagation Delay Time (CK _{INH} QH, $\bar{Q}H$)	2.0 4.5 6.0		— — —	96 24 20	190 38 32	— — —	240 48 41		285 57 48	ns
t_{PLH} t_{PHL}	Propagation Delay Time (S/L - QH - $\bar{Q}H$)	2.0 4.5 6.0		— — —	104 26 22	200 40 34	— — —	250 50 43	— — —	300 60 51	ns
t_{PLH} t_{PHL}	Propagation Delay Time (H - QH, $\bar{Q}H$)	2.0 4.5 6.0		— — —	92 23 20	180 36 31	— — —	225 45 38	— — —	270 54 46	ns
f_{MAX}	Maximum Clock Frequency	2.0 4.5 6.0		5 25 29	11 44 52	— — —	4 20 24	— — —	3.4 17 20	— — —	MHz
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (CK, CK _{INH})	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns
$t_{W(L)}$	Minimum Pulse Width (S/L)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns
t_s	Minimum Set-up Time (S/L-CK, CK _{INH})	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t_s	Minimum Set-up Time (PI-S/L)	2.0 4.5 6.0		— — —	15 3 3	50 10 9	— — —	65 13 11		75 15 13	ns
t_s	Minimum Set-up Time (SI-CK, CK _{INH})	2.0 4.5 6.0		— — —	10 2 2	50 10 9	— — —	65 13 11		75 15 13	ns
t_h	Minimum Hold Time (PI-S/L) (SI-CK, CK _{INH})	2.0 4.5 6.0		— — —	— — —	5 5 5	— — —	5 5 5	— — —	5 5 5	ns
t_h	Minimum Hold Time (S/L-CK, CK _{INH})	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns

AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{REM}	Minimum Removal Time (CK_{INH} - CK) (CK - CK_{INH})	2.0 4.5 6.0		—	30 8 7	75 15 13	—	95 19 16	—	110 22 16	ns
C_{IN}	Input Capacitance			—	5	10	—	10		10	pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	95	—	—	—			pF


Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.


$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM


SERIAL MODE




PARALLEL MODE



PARALLEL MODE





PARALLEL MODE



SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)

SERIAL MODE

TEST CIRCUIT I_{CC} (Opr.)

INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.